

**KING FAHD UNIVERSITY OF PETROLEUM & MINERALS**  
**COMPUTER ENGINEERING DEPARTMENT**

**COE 561: Digital System Design and Synthesis**  
**Term 111 Lecture Breakdown**

<b>Lec #</b>	<b>Date</b>	<b>Topics</b>	<b>Ref.</b>
1	S 10/9	Syllabus, <b>Introduction:</b> Microelectronics Design Problems, Microelectronics Design Styles.	Chapter 1
2	M 12/9	Dealing with design complexity, Design domains and levels of abstractions, Digital system design, Design vs. synthesis. Digital system design cycle, Synthesis process, High-level synthesis.	Chapter 1
3	S 17/9	Design and evaluation space, Combinational design space example, Architecture design space example, Pareto Optimality. <b>Logic Synthesis Background:</b> Boolean Algebra, Boolean Functions, Shannon's Theorem.	Chapter 1 & 2.5
4	M 19/9	unate functions. Boolean difference, Consensus, Smoothing, Orthonormal Basis Expansion. Representation of Boolean functions, <b>Binary Decision Diagrams.</b>	2.5
	S 24/9	<b>National Day - Holiday</b>	
5	M 26/9	Reduced Binary Decision Diagrams, <b>ITE DAGs.</b> Applications of ITE DAGs. <b>Satisfiability,</b> Satisfiability Formulation as Zero-One Linear Programming (ZOLP) Problem, Minimum Covering Problem.	2.5
6	S 1/10	Minimum-Vertex Cover Example, Minimum-Edge Cover Example, Covering Problem Formulated as Satisfiability Problem. <b>Branch &amp; Bound Algorithm.</b> Covering reduction strategies. Branch and Bound Exact Covering Algorithm, Bounding function.	2.5
7	M 3/10	<b>Two-level minimization:</b> Programmable Logic Arrays. Minimal or irredundant cover, Minimal cover w.r.t. 1-implicant containment. Prime implicant, Prime cover, Essential prime implicant. <b>Positional cube notation,</b> Operations on logic covers: intersection, supercube, distance, cofactor, Sharp.	Chapter 7
8	S 8/10	Disjoint Sharp, Consensus, Computation of all prime implicants. Tautology, Containment. Complementation.	Chapter 7
9	M 10/10	<b>Exact two-level minimization,</b> ESPRSSO-EXACT. <b>Heuristic minimization,</b> Heuristic	Chapter 7

		minimization operators: Expand, Reduce, Irredundant, Reshape. Expand heuristics.	
10	S 15/10	Expand heuristics, Reduce.	Chapter 7
11	M 17/10	Irredundant, Essentials. Espresso Algorithm. Testability of Two Level circuits.	Chapter 7
	W 19/10	<b>Last Day for Dropping with W</b>	
	Th. 20/10	<b>Major Exam I</b>	
12	S 22/10	Logic Network, Network optimization, Area Estimation. <b>Multilevel transformations:</b> Elimination, Decomposition, Factoring.	Chapter 8
13	M 24/10	Extraction, Simplification, Substitution. Elimination algorithm. <b>Algebraic model.</b> Algebraic division algorithm. Substitution algorithm, Extraction, Kernels, Kernels computation.	Chapter 8
14	S 29/10	<b>Kernel Set Computation</b> , Recursive Kernel Computation, Matrix Representation of Kernels. Single-Cube Extraction, Multiple-cube extraction. Value of a Kernel.	Chapter 8
15	M 31/10	No Class.	
	1-11/11	<b>Id Al-Adha Vacation</b>	
16	S 12/11	<b>Decomposition. Factorization</b> Algorithm: quick & Good Factoring. <b>Fast Extraction</b> Algorithm: Double-cube divisors and single-cube divisors. Boolean Methods, Controllability & Observability don't care conditions. <b>Satisfiability don't care</b> conditions, Controllability don't care computation.	Chapter 8
17	M 14/11	Observability don't care conditions computation. Multi-Way Stems Theorem. Observability Don't Care Algorithm, Transformations with don't cares. Optimization and perturbations. Synthesis and testability.	Chapter 8
18	S 19/11	Synthesis and testability, <b>Synthesis for testability.</b> Timing issues in multilevel logic optimization, <b>delay modeling</b> , topological critical path.	Chapter 8
19	M 21/11	False path problem. Algorithms for delay minimization, Transformations for delay reduction. More refined delay models, Speedup algorithm.	Chapter 8
	W 23/11	<b>Last Day for Dropping all Courses with W</b>	
	Th. 24/11	<b>1<sup>st</sup> Paper Presentation</b>	
20-21	Th. 1/12	<b>Library Binding:</b> Library Models, Major Approaches, Rule-based library binding. Algorithms for library binding, Partitioning, Decomposition, Matching, Covering. Tree-based matching. <b>Tree-based covering. Minimum Area Cover, Minimum Delay Cover:</b> constant delay, load-dependent delay.	Chapter 10

22-23	Th. 8/12	<b>Boolean matching:</b> Signatures and Filters. <b>Sequential Logic Synthesis:</b> Modeling Synchronous circuits, <b>State minimization</b> for completely and incompletely-specified FSMs.	Chapter 10 & 9
	M 12/12	<b>Major Exam II</b>	
24	S 17/12	<b>State minimization</b> for incompletely-specified FSMs. <b>State Assignment.</b> State encoding for two-level models. Symbolic minimization, <b>Input encoding problem.</b>	Chapter 7 & 9
25	M 19/12	Dichotomy theory, Exact & Heuristic input encoding. <b>Output and mixed encoding,</b> Covering relation.	Chapter 7 & 9
26-27	Th. 22/12	<b>Output and mixed encoding,</b> Covering and Disjunctive relation. State encoding for two-level implementation. Limitation of Symbolic Minimization and Constrained Encoding, Synchronous logic network, <b>Retiming.</b>	Chapter 7 & 9
	S 24/12	<b>Dropping all Courses with WP/WF</b>	
28-29	Th. 29/12	<b>Architectural-level synthesis,</b> Data-flow graphs, <b>Sequencing graphs,</b> Behavioral optimization of sequencing graphs. Synthesis in the temporal domain: <b>Scheduling,</b> Synthesis in the Spatial domain: <b>Binding.</b> Scheduling Models, Minimum latency unconstrained scheduling, ASAP & ALAP scheduling, Latency Constrained Scheduling, Scheduling under Resource Constraints. ILP Formulation, List Scheduling Algorithm for Minimum Latency, List Scheduling Algorithm for Minimum Resource Usage.	Chapter 3 & 4 & 5
	Th. 5/1	<b>2<sup>nd</sup> Paper Presentation</b>	
30	Th. 5/1	Algorithmic Solution to the Optimum Binding Problem, ILP Formulation of Binding, Register Binding Problem. Left-Edge Algorithm.	Chapter 6