COMPUTER ENGINEERING DEPARTMENT

COE 561

Digital System Design and Synthesis

Final Exam

(Open Book Exam)

First Semester (101)

Time: 7:00-10:00 PM

Student Name : KEY_____

Student ID. :_____

Question	Max Points	Score
Q1	20	
Q2	20	
Q3	23	
Q4	12	
Q5	25	
Total	100	

[20 Points]

Cell	Area Cost	Gate
INV(x1) = x1'	1	
NAND2(x1, x2) = (x1 x2)'	2	
NAND3(x1, x2, x3) = (x1 x2 x3)'	3	
NOR2 $(x1, x2) = (x1 + x2)'$	2	
NOR3(x1, x2, x3) = $(x1 + x2 + x3)^{2}$	3	
AOI21(x1, x2, x3) = $((x1 x2) + x3)$ '	3	
AOI22(x1, x2, x3, x4) = $((x1 x2) + (x3 x4))'$	4	
OAI21(x1, x2, x3) = $((x1+x2)x3)^{2}$	3	
OAI22(x1, x2, x3, x4) = $((x1+x2)(x3+x4))'$	4	

(Q1) Consider a technology library containing the following cells:

(i) Consider the circuit given below with inputs {a, b, c, d, e, f, g, h, i, j, k} and output {Z}. Using the dynamic programming approach and Structural Matching, map the circuit using the given library into the minimum area cost solution.



- (ii) Can you obtain a better mapping than the one obtained in (i). If the answer is yes, show the better solution and explain how it is obtained.
- (iii) Assuming **Boolean Matching**, determine the <u>number</u> of ROBDD's that need to be stored in the cell library for the following cell. <u>Justify your answer</u>.

Y = a b' c d' + a' b c + d e f

(1)	Vertex	gate	cost
	G	Nordz(a,b)	2
	<u> </u>	Nord2 (c,d)	2
	63	Nond2 (t/f)	2
	Сч	INV (9)	1
	65	Nandz (h,i)	2.
	 G(Nandz (j, K)	2.
	67	Nond2 (G1, 62)	2+2+2=6
	68	Nandz (G3, G4)	2+1+2=5
	<u>G</u> 9	Nand2 (65,66)	2+2+2=6
	610	Nand 2 (67, 68)	6+5+2=13
Very	GII	INV (G10)	13+1=14
		AOI22(G1,G2,G3,G	(4) = 11
-	<i>©</i> 12	Nand2 (a11, 69)	11+6+2 = 19
		Nand 3 (67,68,69)	6+5+6+3=20
	2	INV (G12)	19 + 1 = 20
		AOJ 21(G10, G5, G6)	13+2+2+3=2
7.	Tus, there an	two minimal solution	is with the
S	ame cost of	20 as follows:	ал Ал
<u>''</u> عر ا کر ا	Do-167		





(11) Yes, a better mapping can be obtained by inserting a pair of inverters at the outputs of gates G7, G8 and G9 before mapping resulting in the following mapping with an area cost of 14.



(iiii)
$$C_1 = \{(a), (b), (c), (d)\}$$

 $c_2 = \{(e, f)\}$

This, the number of ROBDD's needed to be stored in the cell library is 3! = 6

[20 Points]

Present State	Next State		Output
	X=0	X=1	Z1Z0
S 0	S 0	—	—
S 1	S2	S 1	10
S2	S 3	—	0 1
S 3	-	S 1	_
S 4	S 0	<u>S</u> 2	01

(Q2) Consider the incompletely-specified FSM that has 5 states, one input (X) and two outputs (Z1Z0), represented by the following state table:

- (i) Determine the incompatible states and the compatible states along with their implied pairs.
- (ii) Compute the maximal compatible classes along with their implied state pairs.
- (iii) Compute the prime compatibility classes along with their implied state pairs.
- (iv) Reduce the state table into the minimum number of states and show the reduced state table.



The incompatible states are: (SI, S2), (S1, S4), (S3, S4)

The compatible states with their implied pairs: (so, si) (so, sz) (So, S2) ((So, S3) (50, 53) (50, 54) (\$1, 53) (52, 53) (52, 54) ((So, 53) (ii) Maximal compatible classes: From the incompatible state pairs we have; $(\overline{s_1} + \overline{s_2})(\overline{s_1} + \overline{s_4})(\overline{s_3} + \overline{s_4})$ $= (\overline{s_1} + \overline{s_2} \, \overline{s_4}) (\overline{s_3} + \overline{s_4})$ $= \overline{s_1} \overline{s_2} + \overline{s_1} \overline{s_4} + \overline{s_2} \overline{s_3} \overline{s_4} + \overline{s_2} \overline{s_4}$ = 51 53 + 51 54 + 52 54 Thus, the maximal compatible classes along with their mplied pairs are ; (So, 52, 54) ((So, 53) (50, 52, 53) (50, 51, 53) ((50, 52)

	Nex	t state	output
P.S.	X=o	× =1	2120
50,2,4	50/1,3	50,2,4	0
<i>c</i> 1 2	50/2/4	5-1,3	10

[23 Points]

Product	Input	Present State	Next State	Output
P1	0	SO	S2	0
P2	1	SO	S4	0
P3	0	S1	S2	0
P4	1	S1	S2	0
P5	0	S2	S 3	1
P6	1	S2	S2	0
P7	0	S3	S1	0
P8	1	S3	SO	0
P9	0	S4	S1	0
P10	1	S4	SO	0
P11	0	S5	S5	0
P12	1	S5	S 4	0

(Q3) Consider the given FSM which has 6 states, one input and one output, represented by the following state table:

(i) Assuming the following constraints: S3 covers S2, S4 covers S2 and that the code of S0 is covered by all other state codes, the state table can be reduced into the table given below. Using implicant merging and covering relations show step by step how you can obtain the reduced state stable given below:

Input	Present State	Next State	Output
_	S0, S1, S2	S2	0
0	S3, S4	S1	0
1	S0, S5	S4	0
0	S2	S 3	1
0	S5	S5	0

(ii) Compute all the seed dichotomies and construct their conflict graph. Find a minimum cover for the seed dichotomies. Based on the found cover, derive an encoding satisfying the given constraints with minimal bit length.

Page 10 of 19

Since in PS; n S2 S3 1, and S3 covers S2, we can add S2 to re-resulting in: r3 0 50, 51, 52 52 0 Since in p2, 1 so sy o, and sy rovers s2, we can add so to 12 resulting in: ry 1 50/51/52 52 0 Next, 13 and ry can be merged using implicant merging into the following row; rs - so, si, s2 s2 o P7 and P9 can be merged into the following r6 0 53,54 51 0 row : P2 and P12 can be merged into the following r7 1 So, S5 S4 0 row ' P2 and P10 can be removed since so is covered by all states see its code will be all o's and smar the output is o. This results in the given reduced table.

(11) Se	ed Dichotomies	
 (11) Se X Sla ! X S2a : X S3a : S4a : S5a : S6a : S6a : S7a : X S8a : X S9a : 	ed Dichotomies (So, SI, SZ), (S3) (So, SI, SZ), (S3) (So, SI, S2), (S4) (So, SI, S2), (S5) (S3, S4), (S5) (S3, S4), (S1) (S0, S5), (S1) (S0, S5), (S2)	SID: (S_3) , (S_0, S_1, S_2) S2b: (S_4) , (S_0, S_1, S_2) S3b: (S_5) , (S_0, S_1, S_2) X S4b: (S_0) , (S_3, S_4) S5b: (S_1) , (S_3, S_4) S7b: (S_5) , (S_3, S_4) S8b: (S_1) , (S_0, S_5) S9b: (S_2) , (S_0, S_5) S10b: (S_3) , (S_0, S_5)
X 510a: X 511 a:	(50,55),(53) (50,55),(54)	silb: (s+), (so, s5)

conflict Graph



Based on dive conflict graph, a minimum
cover can be bund as follows since
these nodes can be covered using two
colors :
p1: silb (S3), (S0, S1, S2)

$$s2b$$
 (S4), (S0, S1, S2)
 $s2b$ (S4), (S0, S1, S2)
 $s2b$ (S5), (S0, S1, S2)
 $s4a$ (S3, S4), (S0)
 $s5a$ (S3, S4), (S0)
 $s5a$ (S3, S4), (S1)
 $s6a$ (S3, S4), (S2)
 \Rightarrow (S3, S4, S5), (S0, S1, S2)
P2: S7a (S3, S4), (S5)
 $s2b$ (S1), (S0, S5)
 $s2b$ (S1), (S0, S5)
 $s1b$ (S3), (S0, S5)
 $s1b$ (S3), (S0, S5)
 $s1b$ (S3), (S0, S5)
 $s1b$ (S4), (S0, S5)
 $s1b$ (S4), (S0, S5)
 $s1b$ (S1, S2, S3, S4), (S0, S5)
 $this, we obtain the following encoding
satisfying the given constraints:
 $P1$ P2
 $S0 = 0$ 00
 $S1 = 0$ 1 1
 $S2 = 0$ 1 0
 $S3 = 1 = 0$
 $S4 = 1 = 1$
 $S5 = 1 = 0$$

(Q4) Consider the sequential circuit given below having 5 inputs {A, B, C, D, E} and one output {Z}. Assume that the delay of a gate is related to the number of inputs i.e. the delay of a 2-input AND gate is 2 unit delays and the delay of a 2-input OR gate is 2 unit delays.



- (i) Determine the critical path of this circuit and the maximum propagation delay.
- (ii) Using only the **Retiming** transformation, reduce the critical path of this circuit with the minimum number of flip-flops possible. Determine the maximum propagation delay after retiming.





(Q5) Consider the network given below with inputs $\{a, b, c, d, e, f\}$ and output $\{y\}$:

[1]=a+b; [2]=[1]*c; [3]=d+e; [4]=[2]+f; [5]=[1]*[3]; y=[4]+[5];

- (i) Draw the **sequencing graph** for the above network.
- (ii) Assuming that the delay of both the <u>Adder</u> and the <u>Multiplier</u> fit within <u>one clock</u> <u>cycle</u>, show the **ASAP** and **ALAP** scheduling of the sequencing graph assuming a latency of **5 clock cycles**. Compute the **mobility** of each operation.
- (iii) Using List Scheduling for minimum resource usage algorithm LIST_R, schedule the sequencing graph under the latency constraint of **5 clock cycles** minimizing the number of resources required. Show the details of the algorithm step by step and the resulting scheduled sequencing graph.
- (iv) Consider the scheduled sequencing graph below assuming that the input values will be available to the circuit for only one clock cycle.



- a. Show the life-time of all variables.
- b. Determine the minimum number of registers that are required to store all the variables. Show the mapping of variables to registers. Select a mapping that **minimizes the number of multiplexers and interconnect area** as much as possible.
- c. Draw the **data-path** implementing the scheduled sequencing graph based on the variable-register mapping that you obtained in (b).



(11) List scheduling for minimum resources under
a latency of 5 clock cycles:

$$\lambda = 5$$
, $a = E1, 1$]
 $l = 1$
 $U_{11} = \{ \}$
 $U_{12} = \{ 1, 3 \}$
operations with zero slock = $\{ \}$
 $U_{12} = \{ 1, 3 \}$
operations with zero slock = $\{ \}$
 $Since we have one adder available, we can
schedule either E13 or [3]. Let us schedule [1],
 $as it has lower slock.$
 $l = 2$
 $U_{2,1} = \{ 23 \}$ and we schedule it.
 $U_{2,2} = \{ 33 \}$ and we schedule it.
 $U_{2,2} = \{ 33 \}$ and we schedule it.
 $U_{3,2} = \{ 43 \}$ and we schedule it.
 $U_{3,2} = \{ 43 \}$ and we schedule it.
 $U_{4,1} = \{ 5 \}$ and we schedule it.
 $U_{4,2} = \{ 3 \}$ and we schedule it.
 $U_{4,2} = \{ 3 \}$ and we schedule it.
 $Thus,$ we can see. that it is possible
to have a schedule with latency of 4
to have a schedule [3] in $l = 1$
Note that if we schedule [3] in $l = 1$
we will endup with a schedule of latency
of 5 cycles.$



adder, while operations E1], E4] and y to the other adder.

c. Doto Path

$$d = R^{1} R^{2} = R^{2} R^{1} R^{4} R^{2} R^{3}$$

 $+ R^{2} = 17 = 11 = R^{2} R^{3}$
 $+ R^{2} = 17 = 11 = R^{2} R^{3}$
 $+ R^{2} = 17 = 11 = R^{2} R^{3}$
 $+ R^{2} = 17 = 11 = R^{2} R^{3}$
 $+ R^{2} = 17 = 11 = R^{2} R^{3}$
 $+ R^{2} = 17 = 11 = R^{2} R^{3}$
 $+ R^{2} = 17 = 11 = R^{2} R^{2}$
 $+ R^{2} = 17 = 11 = R^{2} R^{2}$
 $+ R^{2} = 17 = 11 = R^{2} R^{2}$
 $+ R^{2} = 17 = 11 = R^{2} R^{2}$
 $+ R^{2} = 17 = 11 = R^{2} R^{2}$
 $+ R^{2} = 17 = 11 = R^{2} R^{2}$
 $+ R^{2} = 17 = 11 = R^{2} R^{2}$
 $+ R^{2} = 12 = R^{2} R^{2}$
 $+ R^{2} = 12 = R^{2} R^{2}$
 $+ R^{2} = 12 = R^{2} R^{2}$
 $+ R^{2} = R^{2} R^{2}$
 $+ R^{2} = R^{2} R^{2}$