COE 561, Term 081

Digital System Design and Synthesis

Project Selection

Project	Project Title	Members
No.		
1	Enhancing Design Robustness with Reliability-aware	ZAID ZURAIGAT
	Resynthesis and Logic Simulation	TAMEEM AL-MANI
2	Reliability-Driven Don't Care Assignment for Multi-	Mohammed Asif
	Level Logic Synthesis	Irfan Khan
3	Reliability-Driven State Assignment for Sequential	Abdulaziz Tabakh
	Logic Synthesis	Ayed Al-Qahtani
3	Reliability-Driven State Assignment for Sequential	Ahmad AlRefai
	Logic Synthesis	Wael Al Takrouri
4	Implementation of ITE DAG	Orwa Diraneyya
		Isah Lawal
5	Heuristic-Based Two-Level Logic Minimization	MAHER KAMAL
	Based on Covering	AHMAD ALI