# COE 561 Digital System Design & Synthesis Introduction to VHDL

Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals

### Outline ...

- Hardware description languages
- VHDL terms
- Design Entity
- Design Architecture
- VHDL model of full adder circuit
- VHDL model of 1's count circuit
- Other VHDL model examples
- Structural modeling of 4-bit comparator
- Design parameterization using Generic

# ... Outline

- Test Bench example
- VHDL objects
- Variables vs. Signals
- Signal assignment & Signal attributes
- Subprograms, Packages, and Libraries
- Data types in VHDL
- Data flow modeling in VHDL
- Behavioral modeling in VHDL

### **Hardware Description Languages**

- HDLs are used to describe the hardware for the purpose of modeling, simulation, testing, design, and documentation.
  - Modeling: behavior, flow of data, structure
  - Simulation: verification and test
  - Design: synthesis

### Two widely-used HDLs today

- VHDL: VHSIC (Very High Speed Integrated Circuit ) Hardware Description Language
- Verilog (from Cadence, now IEEE standard)

4

# **Styles in VHDL**

### Behavioral

- High level, algorithmic, sequential execution
- Hard to synthesize well
- Easy to write and understand (like high-level language code)

### Dataflow

- Medium level, register-to-register transfers, concurrent execution
- Easy to synthesize well
- Harder to write and understand (like assembly code)

### Structural

- Low level, netlist, component instantiations and wiring
- Trivial to synthesize
- Hardest to write and understand (very detailed and low level)

5

### VHDL Terms ...

### Entity:

- All designs are expressed in terms of entities
- Basic building block in a design
- Ports:
  - Provide the mechanism for a device to communication with its environment
  - Define the names, types, directions, and possible default values for the signals in a component's interface

### Architecture:

- All entities have an architectural description
- Describes the behavior of the entity
- A single entity can have multiple architectures (behavioral, structural, ...etc)
- Configuration:
  - A configuration statement is used to bind a component instance to an entity-architecture pair.
  - Describes which behavior to use for each entity

## ... VHDL Terms ...

### Generic:

- A parameter that passes information to an entity
- Example: for a gate-level model with rise and fall delay, values for the rise and fall delays passed as generics

### Process:

- Basic unit of execution in VHDL
- All operations in a VHDL description are broken into single or multiple processes
- Statements inside a process are processed sequentially

### Package:

• A collection of common declarations, constants, and/or subprograms to entities and architectures.

7

## VHDL Terms ...

Attribute:

- Data attached to VHDL objects or predefined data about VHDL objects
- Examples:
  - maximum operation temperature of a device
  - Current drive capability of a buffer

### VHDL is NOT Case-Sensitive

- Begin = begin = beGiN
- Semicolon ";" terminates declarations or statements.
- After a double minus sign (--) the rest of the line is treated as a comment















# Architecture Examples: Behavioral <u>bescription</u> • Entity FULLADDER is <u>port ( A, B, C: in bit; SUM, CARRY: out bit);</u> end FULLADDER; • Architecture CONCURRENT of FULLADDER is <u>begin</u> SUM <= A xor B xor C after 5 ns; CARRY <= (A and B) or (B and C) or (A and C) after 3 ns; end CONCURRENT;</p>



# ... Architecture Examples: Structural Description

Entity HA is PORT (I1, I2 : in bit; S, C : out bit); end HA; Architecture behavior of HA is begin S <= I1 xor I2; C <= I1 and I2; end behavior;

Entity *OR* is PORT (I1, I2 : in bit; X : out bit); end *OR* ; Architecture behavior of *OR* is begin X <= I1 or I2;

end behavior;









Ones Count Circuit Architectural Body: Behavioral (Algorithmic)	
Architecture <i>Algorithmic</i> of <i>ONES_CNT</i> is begin	
Process(A) Sensitivity List Contains only Vector A Variable num: INTEGER range 0 to 3;	
begin num :=0; For i in 0 to 2 Loop IF A(i) = '1' then num := num+1; end if; end Loop;	
Transfer "num" Variable Value to a SIGNAL	
CASE num is WHEN 0 => C <= "00"; WHEN 1 => C <= "01"; WHEN 2 => C <= "10"; WHEN 3 => C <= "11"; end CASE; end process;	
end Algorithmic:	
	23

# Ones Count Circuit Architectural Body: Data Flow





# Ones Count Circuit Architectural Body: Structural ... • Entity MAJ3 is PORT( X: in BIT\_Vector(2 downto 0); Z: out BIT); end MAJ3; • Entity OPAR3 is PORT( X: in BIT\_Vector(2 downto 0); Z: out BIT); end OPAR3;







### VHDL Structural Description of Odd Parity Function

SIGNAL A0B, A1B, A2B, Z1, Z2, Z3, Z4: BIT; begin g1: INV PORT MAP (X(0), A0B); g2: INV PORT MAP (X(1), A1B); g3: INV PORT MAP (X(2), A2B); g4: NAND3 PORT MAP (X(2), A1B, A0B, Z1); g5: NAND3 PORT MAP (X(0), A1B, A2B, Z2); g6: NAND3 PORT MAP (X(0), X(1), X(2), Z3); g7: NAND3 PORT MAP (X(1), A2B, A0B, Z4); g8: NAND4 PORT MAP (Z1, Z2, Z3, Z4, Z); end Structural;

# VHDL Top Structural Level of Ones Count Circuit

Architecture Structural of ONES\_CNT is Component MAJ3 PORT( X: in BIT\_Vector(2 downto 0); Z: out BIT); END Component ; Component OPAR3 PORT( X: in BIT\_Vector(2 downto 0); Z: out BIT); END Component ; begin -- Instantiate Components c1: MAJ3 PORT MAP (A, C(1)); c2: OPAR3 PORT MAP (A, C(0)); end Structural;

31

## VHDL Behavioral Definition of Lower Level Components

Entity INV is Entity NAND2 is PORT( lpt: in BIT; PORT( I1, I2: in BIT; Opt: out BIT); O: out BIT); end INV: end NAND2; Architecture behavior of INV is Architecture behavior of NAND2 is begin begin Opt <= not lpt; O <= not (I1 and I2); end behavior; end behavior;

Other Lower Level Gates Are Defined Similarly





### VHDL Model of D-FF – Asynchronous Reset







# <section-header><code-block></code>







# Structural Model of Single-Bit Comparator ...

### ... Structural Model of Single-Bit Comparator

### BEGIN

a_gt_b output
g0 : n1 PORT MAP (a, im1);
g1 : n1 PORT MAP (b, im2);
g2 : n2 PORT MAP (a, im2, im3);
g3 : n2 PORT MAP (a, gt, im4);
g4 : n2 PORT MAP (im2, gt, im5);
g5 : n3
a_eq_b output
g6 : n3 PORT MAP (im1, im2, eq, im6);
g7 : n3
g8 : n2
a_lt_b output
g9 : n2 PORT MAP (im1, b, im8);
g10 : n2 PORT MAP (im1, lt, im9);
g11 : n2 PORT MAP (b, lt, im10);
g12 : n3
END gate_level;

**Netlist Description of Single-Bit** Comparator ARCHITECTURE netlist OF bit\_comparator IS SIGNAL im1, im2, im3, im4, im5, im6, im7, im8, im9, im10 : BIT; BEGIN -- a\_gt\_b output g0 : ENTITY Work.inv(single\_delay) PORT MAP (a, im1); g1 : ENTITY Work.inv(single\_delay) PORT MAP (b, im2); g2 : ENTITY Work.nand2(single\_delay) PORT MAP (a, im2, im3); g3 : ENTITY Work.nand2(single\_delay) PORT MAP (a, gt, im4); g4 : ENTITY Work.nand2(single\_delay) PORT MAP (im2, gt, im5); g5 : ENTITY Work.nand3(single\_delay) PORT MAP (im3, im4, im5, a\_gt\_b); -- a\_eq\_b output g6 : ENTITY Work.nand3(single\_delay) PORT MAP (im1, im2, eq, im6); g7 : ENTITY Work.nand3(single\_delay) PORT MAP (a, b, eq, im7); g8 : ENTITY Work.nand2(single\_delay) PORT MAP (im6, im7, a\_eq\_b); -- a\_lt\_b output g9 : ENTITY Work.nand2(single\_delay) PORT MAP (im1, b, im8); g10 : ENTITY Work.nand2(single\_delay) PORT MAP (im1, lt, im9); g11 : ENTITY Work.nand2(single\_delay) PORT MAP (b, lt, im10); g12 : ENTITY Work.nand3(single\_delay) PORT MAP (im8, im9, im10, a\_lt\_b); 44 END netlist;



### ... 4-Bit Comparator: "For ...... Generate" Statement

c1to2: FOR i IN 1 TO 2 GENERATE

c: comp1 PORT MAP ( a(i), b(i), im(i\*3-3), im(i\*3-2), im(i\*3-1), im(i\*3+0), im(i\*3+1), im(i\*3+2) );

END GENERATE;

c3: comp1 PORT MAP (a(3), b(3), im(6), im(7), im(8), a\_gt\_b, a\_eq\_b, a\_lt\_b);

END iterative;

USE BIT\_VECTOR for Ports a & b
 Separate first and last bit-slices from others
 Arrays FOR intermediate signals facilitate iterative wiring

■Can easily expand to an n-bit comparator

# 4-Bit Comparator: "IF ..... Generate" Statement ...

```
ARCHITECTURE iterative OF nibble_comparator IS

--

COMPONENT comp1

PORT (a, b, gt, eq, lt : IN BIT; a_gt_b, a_eq_b, a_lt_b : OUT BIT);

END COMPONENT;

--

FOR ALL : comp1 USE ENTITY WORK.bit_comparator (gate_level);

CONSTANT n : INTEGER := 4;

SIGNAL im : BIT_VECTOR ( 0 TO (n-1)*3-1);

--

BEGIN

c_all: FOR i IN 0 TO n-1 GENERATE

least: comp1 PORT MAP (a(i), b(i), gt, eq, lt, im(0), im(1), im(2) );

END GENERATE;

47
```

## 4-Bit Comparator: Alternative Architecture (Single Generate)

ARCHITECTURE Alt\_iterative OF nibble\_comparator IS constant n: Positive :=4; **COMPONENT** comp1 PORT (a, b, gt, eq, lt : IN BIT; a\_gt\_b, a\_eq\_b, a\_lt\_b : OUT BIT); END COMPONENT; FOR ALL : comp1 USE ENTITY WORK.bit\_comparator (gate\_level); SIGNAL im : BIT\_VECTOR (0 TO 3\*n+2); BEGIN im(0 To 2) <= gt&eq&lt; cALL: FOR i IN 0 TO n-1 GENERATE c: comp1 PORT MAP (a(i), b(i), im(i\*3), im(i\*3+1), im(i\*3+2), im(i\*3+3), im(i\*3+4), im(i\*3+5) ); END GENERATE; a\_gt\_b <= im(3\*n); a\_eq\_b <= im(3\*n+1); a\_lt\_b <= im(3\*n+2); END Alt\_iterative ;



# ... Design Parameterization ...

**ENTITY** nand2\_t IS **GENERIC** (tplh : TIME := 4 NS; tphl : TIME := 6 NS); **PORT** (i1, i2 : IN BIT; o1 : OUT BIT); **END** nand2\_t;

ARCHITECTURE average\_delay OF nand2\_t IS BEGIN o1 <= i1 NAND i2 AFTER (tplh + tphl) / 2; END average\_delay; **ENTITY** nand3\_t IS **GENERIC** (tplh : TIME := 5 NS; tphI : TIME := 7 NS); **PORT** (i1, i2, i3 : IN BIT; o1 : OUT BIT); **END** nand3\_t;

ARCHITECTURE average\_delay OF nand3\_t IS BEGIN o1 <= NOT ( i1 AND i2 AND i3 ) AFTER (tplh + tphl) / 2; END average\_delay;



# ... Using Default values

-- a\_eq\_b output g6 : n3 PORT MAP (im1, im2, eq, im6); g7 : n3 PORT MAP (a, b, eq, im7); g8 : n2 PORT MAP (im6, im7, a\_eq\_b); -- a\_lt\_b output g9 : n2 PORT MAP (im1, b, im8); g10 : n2 PORT MAP (im1, lt, im9); g11 : n2 PORT MAP (b, lt, im10); g12 : n3 PORT MAP (im8, im9, im10, a\_lt\_b); END default\_delay;

Component declarations do not contain GENERICs
Component instantiation are as before
If default values exist, they are used

53

54

# Assigning Fixed Values to Generic Parameters ...

ARCHITECTURE fixed\_delay OF bit\_comparator IS Component n1 Generic (tplh, tphl : Time); Port (i1: in Bit; o1: out Bit); END Component; Component n2 Generic (tplh, tphl : Time); Port (i1, i2: in Bit; o1: out Bit); END Component; Component n3 Generic (tplh, tphl : Time); Port (i1, i2, i3: in Bit; o1: out Bit); END Component; FOR ALL : n1 USE ENTITY WORK.inv\_t (average\_delay); FOR ALL : n2 USE ENTITY WORK.nand2\_t (average\_delay); FOR ALL : n3 USE ENTITY WORK.nand3\_t (average\_delay); -- Intermediate signals SIGNAL im1,im2, im3, im4, im5, im6, im7, im8, im9, im10 : BIT; BEGIN -- a\_gt\_b output g0 : n1 Generic Map (2 NS, 4 NS) Port Map (a, im1); g1 : n1 Generic Map (2 NS, 4 NS) Port Map (b, im2); g2 : n2 Generic Map (3 NS, 5 NS) Port Map (a, im2, im3);

# ... Assigning Fixed Values to Generic Parameters

g3 : n2 Generic Map (3 NS, 5 NS) Port Map P (a, gt, im4); g4 : n2 Generic Map (3 NS, 5 NS) Port Map (im2, gt, im5); g5 : n3 Generic Map (4 NS, 6 NS) Port Map (im3, im4, im5, a\_gt\_b); -- a\_eq\_b output g6 : n3 Generic Map (4 NS, 6 NS) Port Map (im1, im2, eq, im6); g7 : n3 Generic Map (4 NS, 6 NS) PORT MAP (a, b, eq, im7); g8 : n2 Generic Map (4 NS, 5 NS) PORT MAP (a, b, eq, im7); g8 : n2 Generic Map (3 NS, 5 NS) PORT MAP (im6, im7, a\_eq\_b); -- a\_lt\_b output g9 : n2 Generic Map (3 NS, 5 NS) Port Map (im1, b, im8); g10 : n2 Generic Map (3 NS, 5 NS) PORT MAP (im1, lt, im9); g11 : n2 Generic Map (3 NS, 5 NS) PORT MAP (b, lt, im10); g12 : n3 Generic Map (4 NS, 6 NS) PORT MAP (im8, im9, im10, a\_lt\_b); END fixed\_delay;

•Component instantiation contain GENERIC Values

•GENERIC Values overwrite default values

55

### Instances with OPEN Parameter Association

**ARCHITECTURE** iterative OF nibble\_comparator IS

### BEGIN

c0: comp1 **GENERIC MAP** (Open, Open, 8 NS, Open, Open, 10 NS) **PORT MAP** (a(0), b(0), gt, eq, lt, im(0), im(1), im(2));

END iterative;

ARCHITECTURE iterative OF nibble\_comparator IS

BEGIN

c0: comp1 **GENERIC MAP** (tplh3 => 8 NS, tphl3 => 10 NS) **PORT MAP** (a(0), b(0), gt, eq, lt, im(0), im(1), im(2));

END iterative;

A GENERIC Map may specify only some of the parameters
Using OPEN causes use of default component values
Alternatively, association by name can be used
Same applies to PORT MAP





### ...Testbench Example

```
a2: a <= "0000",
                         -- a = b (steady state)
"1111" AFTER 0500 NS, -- a > b (worst case)
"1110" AFTER 1500 NS, -- a < b (worst case)
"1110" AFTER 2500 NS, -- a > b (need bit 1 info)
"1010" AFTER 3500 NS, -- a < b (need bit 2 info)
"0000" AFTER 4000 NS, -- a < b (steady state, prepare FOR next)
"1111" AFTER 4500 NS, -- a = b (worst case)
"0000" AFTER 5000 NS, -- a < b (need bit 3 only, best case)
"0000" AFTER 5500 NS, -- a = b (worst case)
"1111" AFTER 6000 NS; -- a > b (need bit 3 only, best case)
a3 : b <= "0000", -- a = b (steady state)
"1110" AFTER 0500 NS, -- a > b (worst case)
a3 : b <= "0000",
"1111" AFTER 1500 NS, -- a < b (worst case)
"1100" AFTER 2500 NS, -- a > b (need bit 1 info)
"1100" AFTER 3500 NS, -- a < b (need bit 2 info)
"1101" AFTER 4000 NS, -- a < b (steady state, prepare FOR next)
"1111" AFTER 4500 NS, -- a = b (worst case)
"1110" AFTER 5000 NS, -- a < b (need bit 3 only, best case)
"0000" AFTER 5500 NS, -- a = b (worst case)
"0111" AFTER 6000 NS; -- a > b (need bit 3 only, best case)
END input_output;
```



abs	disconnect	label	package		
access	downto	library	Poll	units	
after	linkage		procedure	until	
alias	else	loop	process	use	
all	elsif			variable	
and	end	map	range		
architecture	entity	mod	record	wait	
array	exit	nand	register	when	
assert	new	rem	while		
attribute	file	next	report	with	
begin	for	nor	return	xor	
block	function	not	select		
body	generate	null	severity		
buffer	generic	of	signal		
bus	guarded	on	subtype		
case	if	open	then		
component	in	or	to		
configuration	inout	others	transport		61
constant	is	out	type		01

# **VHDL Language Grammar**

- Formal grammar of the IEEE Standard 1076-1993 VHDL language in BNF format
  - <u>http://www.iis.ee.ethz.ch/~zimmi/download/vhdl93\_syntax.ht</u> <u>ml</u>







Variable	s & Signals
VARIABLES           • Variables are only Local and May Only Appear within the Body of a Process or a SubProgram           • Variable Declarations Are Not Allowed in Declarative Parts of Architecture Bodies or Blocks.           A Variable Has No HardWare Correspondence           Variables Have No Time Dimension Associated With Them. (Variable Assignment occurs instantaneously)           Variable Assignment Statement is always SEQUENTIAL	SIGNALS           • Signals May be Local or Global.           • Signals May not be Declared within Process or Subprogram Bodies.           • All Port Declarations Are for Signals.           • All Port Declarations Are for Signals.           • All Port Declarations Are for Signals.           • Signal Represents a Wire or a Group of Wires (BUS)           Signals Have Time Dimension ( A Signal Assignment is Never Instantaneous (Minimum Delay = § Delay)           Signal Assignment Statement is Mostly CONCURRENT (Within Architectural Body). It Can Be SEQUENTIAL (Within Process Body)
Variable Assignment Operator is :=	Signal Assignment Operator is

# Signal Assignments ...

Syntax:

Target Signal <= [ Transport ] Waveform ; Waveform := Waveform\_element {, Waveform\_element }

Waveform\_element := Value\_Expression [ After Time\_Expression ]

- Examples:
  - X <= '0' ; -- Assignment executed After  $\delta$  delay
  - S <= '1' After 10 ns;
  - Q <= Transport '1' After 10 ns;
  - S <= '1' After 5 ns, '0' After 10 ns, '1' After 15 ns;
- Signal assignment statement
  - mostly concurrent (within architecture bodies)
  - can be **sequential** (within process body)










# **Functions**

#### Function specification:

- Name of the function
- Formal parameters of the function
  - Name of the parameter
  - Type of the parameter
  - Mode IN is default & only allowed mode
  - Class constant is default
- Return type of the function
- Local declarations

#### A function body

- Must contain at least one return statement
- May not contain a wait statement

73

# **A Left-Shift Function**

Subtype Byte IS Bit\_Vector (7 Downto 0); Function SLL (V: Byte; N: Natural; Fill: Bit) Return Byte IS Variable Result: Byte := V; Begin For I IN 1 To N Loop Result := Result (6 Downto 0) & Fill; End Loop; Return Result; End SLL;

# **Using the Function**

Architecture Functional Of LeftShifter IS Subtype Byte IS Bit\_Vector (7 Downto 0); Function SLL (V: Byte; N: Natural; Fill: Bit) Return Byte is Variable Result: Byte := V; Begin For I IN 1 To N Loop Result := Result (6 Downto 0) & Fill; End Loop; Return Result; End SLL; Begin Sout <= SLL(Sin, 1, '0') After 12 ns; End Functional;

A Single-Bit Co	omparator	
Entity Bit_Comparator IS		
Port ( a, b,	data inputs	
gt,	previous greater than	
eq,	previous equal	
It: IN BIT;	previous less than	
a_gt_b,	greater	
a_eq_b,	equal	
a_lt_b: OUT BIT);	less than	
End Bit_Comparator;		
a_gt_b = a . gt +	b` . gt + a . b`	
a_eq_b = a . b . e	q + a` . b` . eq	
a_lt_b = b . lt + a	`.lt+b.a`	
		76

#### A Single-Bit Comparator using Functions

```
Architecture Functional of Bit_Comparator IS

Function fgl (w, x, gl: BIT) Return BIT IS

Begin

Return (w AND gl) OR (NOT x AND gl) OR (w AND NOT x);

End fgl;

Function feq (w, x, eq: BIT) Return BIT IS

Begin

Return (w AND x AND eq) OR (NOT w AND NOT x AND eq);

End feq;

Begin

a_gt_b <= fgl (a, b, gt) after 12 ns;

a_eq_b <= feq (a, b, eq) after 12 ns;

a_lt_b <= fgl (b, a, lt) after 12 ns;

End Functional;
```







#### **Using the Procedure**

Architecture Procedural of LeftShifter is Subtype Byte is Bit\_Vector (7 downto 0); Procedure SLL (Signal Vin : In Byte; Signal Vout :out Byte; N: Natural; Fill: Bit; ShiftTime: Time) IS Variable Temp: Byte := Vin; Begin For I IN 1 To N Loop Temp := Temp (6 downto 0) & Fill; End Loop; Vout <= Temp after N \* ShiftTime;</pre> End SLL; Begin Process (Sin) Begin SLL(Sin, Sout, 1, '0', 12 ns); End process; 81 End Procedural;

#### Binary to Integer Conversion Procedure

Procedure Bin2Int (Bin : IN BIT\_VECTOR; Int: OUT Integer) IS Variable Result: Integer; Begin Result := 0; For I IN Bin`RANGE Loop If Bin(I) = '1' Then Result := Result + 2\*\*I; End If; End Loop; Int := Result; End Bin2Int;

#### Integer to Binary Conversion Procedure

Procedure Int2Bin (Int: IN Integer; Bin : OUT BIT\_VECTOR) IS Variable Tmp: Integer;

Begin

Tmp := Int; For I IN 0 To (Bin`Length - 1) Loop If (Tmp MOD 2 = 1) Then Bin(I) := '1'; Else Bin(I) := '0'; End If; Tmp := Tmp / 2; End Loop; End Int2Bin;







# Package Body

#### • The package body main purpose is

- Define the values of deferred constants
- Specify the subprogram bodies for subprograms declared in the package declaration

#### • The package body can also contain:

- Subprogram declaration
- Subprogram body
- Type, subtype declaration
- Constant declaration, which fills in the value for deferred constants
- File declaration
- Alias declaration
- Use clause

87

#### **Existing Packages**

#### Standard Package

- Defines primitive types, subtypes, and functions.
- e.g. Type Boolean IS (false, true);
- e.g. Type Bit is ('0', '1');

#### TEXTIO Package

 Defines types, procedures, and functions for standard text I/O from ASCII files.

# Package Example for Component Declaration

Package simple\_gates is COMPONENT n1 PORT (i1: IN BIT; o1: OUT BIT); END COMPONENT ; COMPONENT n2 PORT (i1,i2: IN BIT;o1:OUT BIT);END COMPONENT; COMPONENT n3 PORT (i1, i2, i3: IN BIT; o1: OUT BIT); END COMPONENT; end simple\_gates;

Use work.simple\_gates.all; ENTITY bit\_comparator IS PORT (a, b, gt, eq, lt : IN BIT; a\_gt\_b, a\_eq\_b, a\_lt\_b : OUT BIT); END bit\_comparator; ARCHITECTURE gate\_level OF bit\_comparator IS FOR ALL : n1 USE ENTITY WORK.inv (single\_delay); FOR ALL : n2 USE ENTITY WORK.nand2 (single\_delay); FOR ALL : n3 USE ENTITY WORK.nand3 (single\_delay); --Intermediate signals SIGNAL im1,im2, im3, im4, im5, im6, im7, im8, im9, im10 : BIT; BEGIN -- description of architecture END gate\_level;

89

<section-header>

Package Example	
Package Body Shifters IS	
Function SLL (V: Byte; N: Natural; Fill: Bit) Return Byte is	
Variable Result: Byte := V;	
Begin	
If N >= 8 Then	
Return (Others => Fill);	
End If;	
For I IN 1 To N Loop	
Result := Result (6 Downto 0) & Fill;	
End Loop;	
Return Result;	
End SLL;	
End Shiftoro	
Enu Siniters,	91



# Another Package Example... package Basic\_Utilities IS fype Integers IS Array (0 to 5) of Integer; function fgl (w, x, gl: BIT) Return BIT; function feq (w, x, eq: BIT) Return BIT; frocedure Bin2Int (Bin : IN BIT\_VECTOR; Int: OUT Integer); Procedure Int2Bin (Int: IN Integer; Bin : OUT BIT\_VECTOR); Procedure Apply\_Data ( Signal Target: OUT Bit\_Vector (3 Downto 0); Constant Values: IN Integers; Constant Period: IN Time); Function To\_Integer (Bin : BIT\_VECTOR) Return Integer;



# ...Another Package Example

USE WORK.Basic\_Utilities.ALL Architecture Functional of Bit\_Comparator IS Begin a\_gt\_b <= fgl (a, b, gt) after 12 ns; a\_eq\_b <= feq (a, b, eq) after 12 ns; a\_lt\_b <= fgl (b, a, lt) after 12 ns; End Functional;









# Arithmetic & Logical Operators for std\_logic : Example

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity example is
port (a, b: IN std_logic_vector (7 downto 0));
end example;
architecture try of example is
signal x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12 : std_logic_vector (7 downto 0);
begin
    x1 <= not a:
    x^2 \le a and b;
    x3 \le a \text{ nand } b;
    x4 <= a or b;
    x5 <= a nor b;
     x6 <= a xor b;
    x7 <= a xnor b;
    x8 <= a + b;
    x9 <= a - b;
x10 <= "+" (a, b);
end try;
                                                                                              100
```

















#### **Composite Data Types: Arrays**

- Elements of an Array have the same data type
- Arrays may be Single/Multi Dimensional
- Array bounds may be either Constrained or Unconstrained.
- Constrained Arrays
  - Array Bounds Are Specified
  - Syntax:
    - TYPE id Is Array (Range\_Constraint) of Type;
- Examples
  - TYPE word Is Array (0 To 7) of Bit;
  - TYPE pattern Is Array (31 DownTo 0) of Bit;
  - 2-D Arrays
    - TYPE col Is Range 0 To 255;
    - TYPE row Is Range 0 To 1023;
    - TYPE Mem\_Array Is Array (row, col) of Bit;
    - TYPE Memory Is Array (row) of word;









Vith Expression 9	Salact
tar	rget <= [Guarded] [Transport]
	Wave <sub>1</sub> when Choice <sub>1</sub> ,
	Wave <sub>2</sub> when Choice <sub>2</sub> ,
	Waya when Chains
	Wave when OTHERS.
	we can be replaced by the Keyword
<u>HDL-93</u> : Any <i>Wa</i> NAFFECTED (W	we <sub>i</sub> can be replaced by the Keyword hich doesn't schedule any Transactions on
he target signal.)	·









59 <sub>59</sub>



```
119
```



# Positive-Edge-Triggered DFF ...

```
Library IEEE;
Use IEEE.Std_Logic_1164.ALL;
Entity DFF is
    Generic(TDel: Time:= 5 NS);
    Port(D, Clk: in Std_Logic; Q, QB: out Std_Logic);
End DFF;
```

•We will show several dataflow architectures with and without Block statement.

•Will show why some of these architectures do not work.

```
121
```













ARCHITECTURE guarding OF DFF IS<br/>BEGIN<br/>edge: BLOCK (c = '1' AND NOT c'STABLE)<br/>BEGIN<br/>q <= BLOCK (e = '1' AND GUARD)<br/>BEGIN<br/>q <= GUARDED d AFTER delay1;<br/>qb <= GUARDED NOT d AFTER delay2;<br/>END BLOCK gate;<br/>END BLOCK edge;<br/>END guarding;•Inner Guard Signal <= (e = '1') AND (c = '1' AND NOT c'STABLE)<br/>•Can nest block statements<br/>•Combining guard expressions must be done explicitly

127

Implicit GUARD signals in each block



#### ... Data Flow Example ...

Architecture DF of DF\_Ex is Signal Mux\_R1, R1, R2, R2C, R2TC, Mux\_Add, Sum: Bit\_Vector(7 DownTo 0); Signal D00, D01, D10, D11, LD\_R1: Bit; Begin D00 <= not Com(0) and not Com(1); -- Decoder D01 <= not Com(0) and Com(1); -- Decoder D10 <= Com(0) and not Com(1); -- Decoder D11 <= Com(0) and Com(1); -- Decoder R2C <= not R2; R2TC <= INC(R2C); -- Increment Function Defined in the Package Mux\_Add <=R2TC when D11 = '1' Else R2 ;

129



























B := B - A;

exit Loop1 when A > 10;

End LOOP Loop1;

End Process;

End LOOP Loop2;






## A Moore 1011 Detector using Wait

```
PROCESS
BEGIN
CASE current IS
WHEN reset => WAIT UNTIL clk = '1';
   IF x = '1' THEN current <= got1; ELSE current <= reset; END IF;
WHEN got1 => WAIT UNTIL clk = '1';
   IF x = '0' THEN current <= got10; ELSE current <= got1; END IF;
WHEN got10 => WAIT UNTIL clk = '1';
   IF x = '1' THEN current <= got101; ELSE current <= reset; END IF;
WHEN got101 => WAIT UNTIL clk = '1';
   IF x = '1' THEN current <= got1011; ELSE current <= got10; END IF;
WHEN got1011 => z <= '1'; WAIT UNTIL clk = '1';
   IF x = '1' THEN current <= got1; ELSE current <= got10; END IF;
END CASE;
WAIT FOR 1 NS; z <= '0';
END PROCESS;
END behavioral_state_machine;
                                                                           147
```









FSM Example	
Transitions: Process(Present_State, X)	
Begin	
CASE Present_State is	
when st0 =>	
Z <= 00 ;	
IF X = "11" Then Next_State <= st0;	
else Next_State <= st1; End IF;	
when st1 =>	
Z <= ``01``;	
IF X = ``11`` Then Next_State <= st0;	
else Next_State <= st2; End IF;	
when st2 =>	
Z <= ``10``;	
IF X = ``11`` Then Next_State <= st2;	
else Next_State <= st3; End IF;	
when st3 =>	
Z <= ``11``;	
IF X = ``11`` Then Next_State <= st3;	
else Next_State <= st0; End IF;	
End CASE;	
End Process;	
End behavior;	

