

COE 405 Behavioral Descriptions in VHDL


Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals


Outline


- Constructs for Sequential Descriptions
- Process Statement
- Wait Statement
- Control Statements: Conditional & Iterative
- Behavioral Modeling of Mealy & Moore FSMs
- Assertion for Behavioral Checks
- Handshaking
- Formatted I/O
















Wait Statement Syntax of Wait Statement :		
 WAIT ON Signal_List; 	On event on a signal	
 WAIT UNTIL Condition; true; 	until event makes condition	
• WAIT FOR Time_Out_Exp	ression;	
 WAIT FOR 0 any_time_uni 	it; Process Suspended for 1 delta	
When a WAIT-statement is Execonditions for its Reactivation a		
 Process Reactivation condition WAIT ON Signal_List UNTIL Ca wait on X,Y until (Z = 0) + After 70 NS OR (in Case X True) Whichever Occurs File 	ondition FOR Time_Expression ; for 70 NS; Process Resumes or Y Changes Value and Z=0 is	
 Process Reactivated IF: Event Occurred on the Signal_L Wait Period Exceeds ``Time_E 	List while the Condition is True, OR $_{10-8}$	


















...Loop Control


```
Process
  variable A : Integer :=0;
  variable B : Integer :=1;
Begin
  Loop1: LOOP
             A := A + 1;
             B := 20;
             Loop2: LOOP
                    IF B < (A * A) Then
                       exit Loop2;
                    End IF;
                    B := B - A;
                    End LOOP Loop2;
            exit Loop1 when A > 10;
        End LOOP Loop1;
End Process;
```













A Moore 1011 Detector without Wait


```
ARCHITECTURE most_behavioral_state_machine OF moore_detector IS
TYPE state IS (reset, got1, got10, got101, got1011);
SIGNAL current : state := reset;
BEGIN
PROCESS (clk)
BEGIN
IF (clk = '1' and CLK'Event) THEN
CASE current IS
WHEN reset =>
   IF x = '1' THEN current <= got1; ELSE current <= reset; END IF;
WHEN got1 =>
   IF x = '0' THEN current <= got10; ELSE current <= got1; END IF;
WHEN got10 =>
    IF x = '1' THEN current <= got101; ELSE current <= reset; END IF;
WHEN got101 :
   IF x = '1' THEN current <= got1011; ELSE current <= got10; END IF;
WHEN got1011 =:
   IF x = '1' THEN current <= got1; ELSE current <= got10; END IF;
END CASE;
END IF;
END PROCESS;
z <= '1' WHEN current = got1011 ELSE '0';
END most_behavioral_state_machine;
                                                                     10-21
```




Generalized VHDL Moore Model



M Example		
Entity fsm is		
port (Clk, Reset : in Std_Logic;	0	
X : in Std_Logic_Vector(0 to		
Z : out Std_Logic_Vector(1 de	ownto 0));	
End fsm;		
]	
Architecture behavior of fsm is		
Type States is (st0, st1, st2, st3);		
Signal Present_State, Next_State : States;		
Begin		
<i>reg</i> : Process(Reset, Clk)		
Begin		
IF Reset = `1` Then		
Present_State <= st0; Machine Re	eset to st0	
elsIF (CIk`EVENT and CIk = `1`) Then		
Present_State <= Next_state;		
End IF;		
End Process;		





Assert Statement ...


Syntax:


ASSERT assertion_condition REPORT "reporting_message" SEVERITY severity_level;

Semantics

- Make sure that assertion_condition is true
- Otherwise report "reporting message" then
- Take the severity_level action
- Severity: FAILURE ERROR WARNING NOTE
- Use assert to flag violations
- Use assert to report events
- Can be sequential or concurrent

BEGIN	
dff: PROCESS (rst, set, clk) BEGIN	
ASSERT	
(NOT (set = '1' AND rst = '1'))	 Conditions are checked
REPORT	only when process is
"set and rst are both 1"	
SEVERITY NOTE;	activated
IF set = '1' THEN	 Make sure that set='1'
state <= '1' AFTER sq_delay;	AND rst='1' does not
ELSIF rst = '1' THEN	happen
state <= '0' AFTER rq_delay;	
ELSIF clk = '1' AND clk'EVENT THEN	 Severity NOTE issues
state <= d AFTER cq_delay;	message
END IF;	5
END PROCESS dff;	
q <= state;	
qb <= NOT state;	10-








... Checking for Setup & Hold Time ...

ENTITY d_sr_flipflop IS GENERIC (sq_delay, rq_delay, cq_delay : TIME := 6 NS; set_up, hold : TIME := 4 NS); PORT (d, set, rst, clk : IN BIT; q, qb : OUT BIT); BEGIN ASSERT (NOT (clk = '1' AND clk'EVENT AND NOT d'STABLE(set_up))) REPORT "Set_up time violation" SEVERITY WARNING; ASSERT (NOT (d'EVENT AND clk = '1' AND NOT clk'STABLE(hold))) REPORT "Hold time violation" SEVERITY WARNING; END d_sr_flipflop;

Concurrent assertion statementsCan be placed also in the architecture








Handshaking	
ARCHITECTURE waiting OF system_i IS SIGNAL buffer_full, buffer_picked : BIT := '0'; SIGNAL word_buffer : BIT_VECTOR (15 DOWNTO 0); BEGIN a_talk: PROCESS BEGIN Talk to A, collect 4 4-bit data, keep a count When ready, pass 16-bit data to b_talk END PROCESS a_talk; b_talk: PROCESS BEGIN Wait for 16-bit data from a_talk When data is received, send to B using proper handshaking	•a_talk process & b_talk process talk to each other •Use buffer_full, buffer_picked, and word_buffer for a_talk and b_talk communication
END PROCESS b_talk; END waiting;	10-35

A talk: PROCESS	
VARIABLE count : INTEGER RANGE 0 TO 4 := 0;	
BEGIN	
WAIT UNTIL in_ready = '1';	
count := count + 1;	
CASE count IS	
WHEN 0 => NULL;	
WHEN 1 => word_buffer (03 DOWNTO 00) <= in_data;	
WHEN 2 => word_buffer (07 DOWNTO 04) <= in_data;	
WHEN 3 => word_buffer (11 DOWNTO 08) <= in_data;	
WHEN 4 => word_buffer (15 DOWNTO 12) <= in_data;	
buffer full <= '1';	
WAIT UNTIL buffer_picked = '1';	
buffer_full <= '0'; count := 0;	
END CASE;	
in_received <= '1';	
WAIT UNTIL in_ready = '0';	
in_received <= '0';	
END PROCESS a talk;	10-

Handshaking ...

b_talk: PROCESS BEGIN -- communicate with a_talk process IF buffer_full = '0' THEN WAIT UNTIL buffer_full = '1'; END IF; out_data <= word_buffer; buffer_picked <= '1'; WAIT UNTIL buffer_full = '0'; buffer_picked <= '0'; -- communicate with system B out_ready <= '1'; WAIT UNTIL out_received = '1'; out_ready <= '0'; END PROCESS b_talk;

The IF buffer_full = '0' statement is used so that the WAIT Until does not hold the process if buffer_full is already '1' when this statement is reached



... Formatted I/O ...

TYPE state IS (reset, got1, got10, got101); TYPE state_vector IS ARRAY (NATURAL RANGE <>) OF state; FUNCTION one_of (sources : state_vector) RETURN state IS USE STD.TEXTIO.ALL; VARIABLE I : LINE; FILE flush : TEXT IS OUT "/dev/tty"; BEGIN FOR i IN sources'RANGE LOOP WRITE (I, state'IMAGE(sources(I)), LEFT, 7); END LOOP; WRITELINE (flush, I); RETURN sources (sources'LEFT); END one_of;

Add screen output to resolution function
The 'IMAGE type attribute translates a state to its corresponding string
The keyword LEFT specifies left justification
7 specifies the string length 10-39

USE STD.TEXTIO.ALL; PROCEDURE display (SIGNAL value1, value2 : BIT) IS FILE flush : TEXT OPEN APPEND_MODE is "debug.txt"; VARIABLE filler : STRING (1 TO 4) := " " VARIABLE 1 : LINE; BEGIN WRITE (I, NOW, RIGHT, 8, NS); IF value1'EVENT THEN WRITE (I, value1, RIGHT, 3); WRITE (I, filler, LEFT, 0); ELSE WRITE (I, filler, LEFT, 0); WRITE (I, value2, RIGHT, 3); END IF; WRITELINE (flush, I); END display;	 An EVENT on value1 or value puts the following in I: NOW An EVENT on value1 puts the following in I: v1 An EVENT on value2 puts the following in I: v2 WRITELINE writes: time v1 time v2
---	--