

Name:

Id#

COE 405, Term 152

Design & Modeling of Digital Systems


Quiz# 3

Date: Sunday, April 3, 2016


Q1. Given below the design of an n -bit magnitude comparator. The circuit receives two n -bit unsigned numbers A and B and produces two outputs GT and EQ as given in the table to the right.

	GT	EQ
IF $A > B$	1	0
IF $A = B$	0	1
IF $A < B$	0	0

The input operands are processed in a bitwise manner *starting with the most significant bit (MSB)*. The comparator circuit is constructed using n identical copies of the basic 1-bit cell shown to the right.



The Figure below shows the n -bit comparator circuit implemented using n copies of the basic 1-bit cell.



Boolean expressions of the outputs of *cell i* and its gate-level implementation are given below:

$$GT_i = GT_{i+1} + A_i \bar{B}_i EQ_{i+1}$$

$$EQ_i = (A_i \odot B_i) \cdot EQ_{i+1}$$

- (i) Write a Verilog model **Comp1Bit** to model the 1-bit comparator circuit using *either* a structural model of basic logic gates *or* a behavioral model using the **assign** statement.

