## COE 405, Term 152

## **Design & Modeling of Digital Systems**

## Quiz# 3

Date: Sunday, April 3, 2016

Q1. Given below the design of an *n*-bit magnitude comparator. The circuit receives two *n*-bit unsigned numbers A and B and produces two outputs **GT** and **EQ** as given in the table to the right.

The input operands are processed in a bitwise manner *starting with the most significant bit (MSB)*. The comparator circuit is constructed using *n identical copies* of the basic 1-bit *cell* shown to the right.

The Figure below shows the n-bit comparator circuit implemented using n copies of the basic 1-bit cell.







Boolean expressions of the outputs of <u>cell i</u> and its gate-level implementation are given below:

 $GT_i = GT_{i+1} + A_i \,\overline{B}_i \, EQ_{i+1}$  $EQ_i = (A_i \odot B_i). \, EQ_{i+1}$ 

(i) Write a Verilog model **Comp1Bit** to model the 1-bit comparator circuit using <u>either</u> a structural model of basic logic gates <u>or</u> a behavioral model using the **assign** statement.



The declaration of the Comp1Bit module is as follows:



(ii) Complete the following Verilog model **Comp3Bit** that models a 3-bit comparator circuit.

module Comp3Bit (output Greater, Equal,	<b>input</b> [2:0] A , B) ;
endmodule	

- (iii) Write a Verilog test bench to test the 3-bit comparator **Comp3Bit** by applying the following input patterns consecutively with a delay of 20ps:
  - 1. {A=100, B=011},
  - 2. {A=101, B=101},
  - 3. {A=011, B=111}.