## COE 405, Term 152

## **Design & Modeling of Digital Systems**

## Quiz#1

Date: Thursday, Feb. 11, 2016

**Q.1.** Assume that the area and delay of a gate is related to the number of its inputs i.e., a 2-input AND gate has an area and delay = 2. Consider the given circuit below implementing the function F:



- (i) Determine the area and maximum delay of this circuit.
- (ii) Provide an implementation of this function with an improved delay and determine its area and maximum delay.

- **Q.2.** Consider the function:  $F(A, B, C, D) = AB + \overline{ABC} + BCD + \overline{AD}$ 
  - (i) Compute the expansion of *F* using the **Orthonormal Basis**  $\{\emptyset_1 = \overline{AB}, \emptyset_2 = \overline{AB}, \emptyset_3 = A\overline{B}, \emptyset_4 = AB \}$ .
  - (ii) Compute the function  $\overline{F}$  utilizing the orthonormal based expansion of the function.

- **Q.3.** It is required to design a combinational circuit that computes the equation Z=2X + Y 1, where X and Y are n-bit signed 2's complement numbers.
  - (i) Design the circuit as a modular iterative circuit where each module receives a single bit of the inputs, X<sub>i</sub> and Y<sub>i</sub>.
  - (ii) Derive the truth table of your 1-bit module in (i).