# Design \& Modeling of Digital Systems 

## HW\# 3 Solution

Due date: Tuesday, March 1

Q.1. It is required to design a circuit that receives an array of $n$ unsigned 4-bit numbers along with a 4-bit target value and counts the number of data elements that are greater or equal to the target value. Assume that once the user presses Start he will also supply the number of elements in the array $n(n \leq 15)$ through inputl and the target value through input 2 in the same cycle. Assume that input2 will hold the target value until the circuit finishes its operation. In the next n consecutive cycles, the user will provide the n data elements through input1. Once the circuit finishes computation, it will assert a Done signal and will generate a 4-bit output indicating the count of the number of elements in the array $\geq$ target value. The Done signal and the result will remain valid unless the user resets the machine or asserts the Start signal.
(i) Develop an ASMD chart for the circuit.

(ii) Show a block diagram for the datapath and control unit interface.

(iii) Show the design of the data-path and control unit of the circuit.

## Data Path:



## Control Unit:

| C.S. | Input |  | N.S. | Output |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Start | C1GZ1 |  | Init | Dec 1 | Done |
| S 0 | 0 | X |  | 0 | 0 | 0 |
| S 0 | 1 | X | S 1 | 1 | 0 | 0 |
| S 1 | x | 0 | S 2 | 0 | 1 | 0 |
| S 1 | X | 1 | S 1 | 0 | 1 | 0 |
| S 2 | 0 | X | S 2 | 0 | 0 | 1 |
| S 2 | 1 | X | S 1 | 1 | 0 | 1 |

We use the binary state assignment $S 0=00, S 1=01, S 2=10$, and the two Flip Flops, $F 1$ F0, to encode states.

The output signals equations are as follows:
Init $=$ F0' Start
Dec1 $=\mathrm{F} 0$

Done $=\mathrm{F} 1$
The next state equations are as follows:

|  | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 00 | 00 | 01 | 13 | 12 |
| 01 | 04 | 15 | 17 | 08 |
| 11 | ? 12 | ? 13 | ? 15 | ? 14 |
| 10 | 08 | 09 | 111 | 11 |

F0+=F0 C1GZ1 + F0' Start

|  | $\mathbf{0 0}$ | $\mathbf{0 1}$ | $\mathbf{1 1}$ | $\mathbf{1 0}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0 0}$ | 0 | 0 | 0 | 1 |
| 0 | 3 | 0 | 0 |  |
| $\mathbf{0 1}$ | 1 | 4 | 0 | 5 |
|  | 7 | 1 | 6 |  |
| $\mathbf{1 1}$ | $? 12$ | $? 13$ | $?_{15}$ | $? 14$ |
| $\mathbf{1 0}$ | 1 | 8 | 1 | 0 |

F1+ = F0 C1GZ1' + F1 Start'

(iv) Implement the circuit using logicworks and verify its correct functionality by simulation.


The correctness of the circuit is demonstrated in the timing diagram below where when Start is asserted the number of data values $=4$ is entered. The target value is set as 1 . Then the values $0,1,2$, and 3 are entered. We can see that the resulting output value is 3 , which is the correct value.


The timing diagram of another example is shown below which demonstrates that when Start is asserted, the number of data values $=5$ is entered. The target value is set as 4 . Then the values $1,2,3,4$, and 5 are entered in subsequent cycles. We can see that the resulting output value is 2 , which is the correct value.


