COE 405, Term 122

Design & Modeling of Digital Systems

HW#1 Solution

Due date: Monday, Feb. 18

- **Q.1.** Consider the two functions f=(a+bc)(a'+cd) and g=(a+b)(c+d).
 - (i) Implement the function f using a single 4x1 MUX.

$$F = a' c' [0] + a' c [b] + a c' [0] + a c [d]$$



(ii) Compute the complement of f.

F' = a' c' [1] + a' c [b'] + a c' [1] + a c [d']

(iii) Compute the function $f \oplus g$ based on orthonormal basis expansion.

F = a' c' [0] + a' c [b] + a c' [0] + a c [d]G = a' c' [b d] + a' c [b] + a c' [d] + a c [1] $F \oplus G = a' c' [b d] + a' c [0] + a c' [d] + a c [d']$

- **Q.2.** You are required to design a circuit that computes the remainder of dividing a 4-bit number by 3. For example, if the input is 1010 the circuit produces a remainder output of 01 and if the input is 1111 the circuit produces an output of 00.
 - (i) Derive the truth table of your circuit.

A ₁	A ₀	B ₁	B ₀	R₁	R₀	
0	0	0	0	0	0	
0	0	0	1	0	1	
0	0	1	0	1	0	
0	0	1	1	0	0	
0	1	0	0	0	1	
0	1	0	1	1	0	
0	1	1	0	0	0	
0	1	1	1	0	1	
1	0	0	0	1	0	
1	0	0	1	0	0	
1	0	1	0	0	1	
1	0	1	1	1	0	
1	1	0	0	0	0	
1	1	0	1	0	1	
1	1	1	0	1	0	
1	1	1	1	0	0	

(ii) Using k-map simplification, find the minimum sum-of-products expressions for each of the output signals.

a.



 $R_{0} = A_{1}' A_{0}' B_{1}' B_{0} + A_{1}' A_{0} B_{1} B_{0} + A_{1}' A_{0} B_{1}' B_{0}' + A_{1} A_{0} B_{1}' B_{0} + A_{1} A_{0}' B_{1} B_{0}'$ $R_{1} = A_{1} A_{0} B_{1} B_{0}' + A_{1}' A_{0}' B_{1} B_{0}' + A_{1} A_{0}' B_{1}' B_{0}' + A_{1} A_{0}' B_{1} B_{0} + A_{1}' A_{0} B_{1}' B_{0}$

(iii) Perform multilevel optimizations if possible.

$$R_{0} = A_{1}' A_{0}' B_{1}' B_{0} + A_{1}' A_{0} B_{1} B_{0} + A_{1}' A_{0} B_{1}' B_{0}' + A_{1} A_{0} B_{1}' B_{0} + A_{1} A_{0}' B_{1} B_{0}'$$

$$R_{0} = A_{1}' A_{0} (B_{1} \odot B_{0}) + B_{1}' B_{0} (A_{1} \odot A_{0}) + A_{1} A_{0}' B_{1} B_{0}'$$

$$R_{1} = A_{1} A_{0} B_{1} B_{0}' + A_{1}' A_{0}' B_{1} B_{0}' + A_{1} A_{0}' B_{1}' B_{0}' + A_{1} A_{0}' B_{1} B_{0} + A_{1}' A_{0} B_{1}' B_{0}$$

$$R_{1} = A_{1} A_{0}' (B_{1} \odot B_{0}) + B_{1} B_{0}' (A_{1} \odot A_{0}) + A_{1}' A_{0} B_{1}' B_{0}$$

(iv) Model your circuit using logic works and verify that it is working properly by simulation. Provide a snapshot of your simulation waveform.



- **Q.3.** You are required to design a circuit that computes the remainder of dividing a N-bit number by 3, where N is a multiple of 4-bit numbers. The design needs to be modular in such a way that you design a cell that computes the remainder of dividing a 4-bit number by 3, and use this cell to construct the required circuit.
 - (i) Derive the truth table of your basic cell.

The circuit will be designed such that the remainder from the previous block is passed to the next block. This works as follows:

Suppose that you have an 8-bit number A_7-A_0 . Then the value of this number is $A_7 \ge 2^7 + A_6 \ge 2^6 + A_5 \ge 2^5 + A_4 \ge 2^4 + A_3 \ge 2^3 + A_2 \ge 2^2 + A_1 \ge 2^1 + A_0 \ge 2^0$.

The value of this number can be rewritten as $(A_7 x 2^3 + A_6 x 2^2 + A_5 x 2^1 + A_4 x 2^0) 2^4 + (A_3 x 2^3 + A_2 x 2^2 + A_1 x 2^1 + A_0 x 2^0)$.

Dividing the number $(A_3 \times 2^3 + A_2 \times 2^2 + A_1 \times 2^1 + A_0 \times 2^0)$ by 3 gives an answer = [3xQ1 + R1]/3.

Dividing the number $(A_7 x 2^3 + A_6 x 2^2 + A_5 x 2^1 + A_4 x 2^0)$ by 3 gives an answer = [3xQ2 + R2]/3.

Dividing the number $(A_7 x 2^3 + A_6 x 2^2 + A_5 x 2^1 + A_4 x 2^0) 2^4$ by 3 gives an answer = $[3x Q2 x 2^4 + (2^4 x R2)]/3 = [3x Q2 x 2^4 + 15xR2 + R2]/3$. Thus, this number will have a remainder of R2.

One can easily see now that the remainder of dividing the 8-bit number by 3 is the remainder of dividing R1+R2 by 3.

Thus, by feeding the remainder of the previous stage to the next stage, one can compute the whole number remainder.

So, the circuit will be designed as follows:



A ₃	A ₂	A ₁	A ₀	R ₁	R ₀	X _{in1}	X _{in0}	X _{out1}	X _{out0}
0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	1	0	1
0	0	1	0	1	0	1	0	1	0
0	0	1	1	0	0	Х	Х	Х	Х
0	1	0	0	0	1	0	0	0	1
0	1	0	1	1	0	0	1	1	0
0	1	1	0	0	0	1	0	0	0
0	1	1	1	0	1	Х	Х	Х	Х
1	0	0	0	1	0	0	0	1	0
1	0	0	1	0	0	0	1	0	0
1	0	1	0	0	1	1	0	0	1
1	0	1	1	1	0	Х	Х	Х	Х
1	1	0	0	0	0	Х	Х	Х	Х
1	1	0	1	0	1	Х	Х	Х	Х
1	1	1	0	1	0	Х	Х	Х	Х
1	1	1	1	0	0	Х	Х	Х	Х

The truth table of the design is shown below:

Note that since the reminder of the circuit depends on the current remainder and the remainder from the previous number, we need only to design another circuit that produces Xout1 and Xout0 based on R1, R0, Xin1, and Xin0 as shown below.

(ii) Using k-map simplification, find the minimum sum-of-products expressions for each of the output signals.



 $X_{out0} = R_1 X_{in1} + R_0 X_{in1}' X_{in0}' + R_1' R_0' X_{in0}$

 $X_{out1} = R_0 X_{in0} + R_1 X_{in1}' X_{in0}' + R_1' R_0' X_{in1}$

(iii) Perform multilevel optimizations if possible.

Optimizations are possible by sharing the AND gate for computing X_{in1} , X_{in0} , and the AND gate for computing R_1 , R_0 .

(iv) Model your cell using logic works and verify that it is working properly by simulation. Provide a snapshot of your simulation waveform.



(v) Using your design cell, construct a circuit that computes the remainder of dividing an 8-bit number by 3. Verify the correct functionality of your circuit by simulation.



