# **COMPUTER ENGINEERING DEPARTMENT**

### **COE 405**

### **DESIGN & MODELING OF DIGITAL SYSTEMS**

## Major Exam I

Second Semester (062)

Time: 1:00-3:00 PM

### **OPEN BOOK EXAM**

Student Name : \_\_\_\_\_

Student ID. :\_\_\_\_\_

Question	Max Points	Score
Q1	25	
Q2	25	
Q3	50	
Total	100	

Dr. Aiman El-Maleh

(Q1) Given the following signal assignments, show all transactions placed on each signal. At each event, show transactions that are appended, overwritten, and are expired. Show the resulting waveforms on the signals.

### Architecture Concurrent of Q1 IS

**Signal** X, X1, X2, X3, X4: BIT;

Begin

X <= '1', '0' AFTER 5 ns, '1' AFTER 9 ns, '0' AFTER 20 ns; X1 <= X AFTER 5 ns; X2 <= Transport X AFTER 5 ns; X3 <= X AFTER 6 ns; X4 <= Reject 3 ns Inertial X AFTER 6 ns;

End Concurrent;

	Time			
Х	Current Value			
	Projected			
	Waveform			
Х	Current Value			
1	Projected			
	Waveform			
Х	Current Value			
2	Projected			
	Waveform			
Х	Current Value			
3	Projected			
	Waveform			
	~	 	 	 
X	Current Value			
4	Projected			
	Waveform			
1				

	Time			
Х	Current Value			
	Projected			
	Waveform			
Х	Current Value			
1	Projected			
	Waveform			
Х	Current Value			
2	Projected			
	Waveform			
Х	Current Value			
3	Projected			
	Waveform			
Х	Current Value	 	 	 
4	Projected	 		 
	Waveform			

(Q2) It is required to write a structural VHDL model to implement the following equation:

X = AB + AC + AB, where A, B, and C are primary inputs and X is a primary output. Assume that the work library has the following entities:

Entity inv is port (i1: IN bit; o1: OUT bit); End inv; Entity nand2 port (i1, i2: IN bit; o1: OUT bit); End nand2; Entity nand3 port (i1, i2, i3: IN bit; o1: OUT bit); End nand3;

- i) Describe an Entity **Q2** showing the inetrface signals.
- Describe an architecture Sol1 for the Entity using the components n1, n2, and n3 corresponding to an inverter, 2-input nand gate and 3-input nand gate respectively. Configure your design to use Entity inv with Architecture single\_delay for n1, Entity nand2 with Architecture single\_delay for n2, and Entity nand3 with Architecture single\_delay for n3.
- iii) Change the configuration statement in (ii) to configure your design to use Entity **nand3** with Architecture **single\_delay** for all components **n1**, **n2**, and **n3**.

Page 5 of 9

(Q3) A JK flip-flop with the following interface declaration is given:

### ENTITY JKFF IS

### PORT (J, K, RESET, CLK : IN BIT; Q : OUT BIT);

END JKFF;

- i) Write a behavioral model for the JK flip-flop assuming that it is rising-edge triggered and that the reset is asynchronous.
- ii) An up-counter can be designed using JK flip flops in a modular way as shown below (one JK-FF and one AND gate). Using the JK flip-flop modeled in (i), model a 1-bit modular binary counter.
- iii) Based on the 1-bit modular binary counter modeled in (ii), model a generic Nbit binary ripple up counter as shown below using Generate statement. Show the Entity description and Architecture of this counter using a Generic statement for the counter size. The counter does not count when the count enable is 0. Otherwise, it counts up on the rising-edge of the clock. It also has an asynchronous reset. The counter also produces a carryout signal as shown in the figure below.



#### Page 7 of 9

iv) Write a test bench that generates a clock waveform of period 200 ns and 50% duty cycle (i.e. Hight for 100 ns and Low for 100 ns). Apply the following waveforms to a 4-bit counter instance.

Time	Reset	Enable
0	0	0
100	1	0
200	0	1
800	0	0
1200	0	1

Page 8 of 9

Page 9 of 9