# COE 202, Term 132 <br> Digital Logic Design Quiz\# 5 

Date: Tuesday, May 6

## Question 1.

## (13 points)

a. In the circuit shown, A is a D-type latch and B is a D-type flip flop. For the input waveforms given for the clock signal (Clk) and the input X , accurately draw the resulting waveforms at outputs $\mathbf{Q}_{\mathbf{A}}$ and $\mathbf{Q}_{\mathbf{B}}$.

Assume that both $\mathrm{Q}_{\mathrm{A}}$ and $\mathrm{Q}_{\mathrm{B}}$ are initially at 0 .


b. The state diagram shown is for a sequential circuit that has a single input $X$ and a single output $Y$. The circuit uses two positive edge triggered D-type flip flops Q1 and Q0.
i. Starting with the circuit in state $\mathrm{Q} 1 \mathrm{Q}=11$, complete the missing waveforms in the timing diagram below.


ii. Let the circuit be in state 00 with input X held permanently at 0 . The circuit will end up being stuck at state 11 . This state transition requires a minimum time duration of 1.5 ms .

Consider the sequential circuit opposite and then answer the following questions:
a. Is the circuit Mealy or Moore?

## Mealy

b. Provide logical expressions for the flip flop $D$ inputs and the external output

$$
\begin{aligned}
& D_{Q_{0}}=Q_{1} \\
& D_{Q_{1}}=Q_{0} Q_{1}+x \\
& Y=Q_{0} Q_{1}+x
\end{aligned}
$$


c. Give both the state table and the state diagram. Use the layout given below for the state diagram. Note: Q0 represents the LSB of the binary value of the state.


