# COE 202, Term 112 <br> <br> Digital Logic Design 

 <br> <br> Digital Logic Design}

## Quiz\# 5

Date: Wednesday, April 25

Q1. Design a rising edge-triggered D flip-flop using a rising edge-triggered JK flip flop. State Table:

| Current State (Q) | Input (D) | Next State (Q) | J | K |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | X |
| 0 | 1 | 1 | 1 | X |
| 1 | 0 | 0 | X | 1 |
| 1 | 1 | 1 | X | 0 |

$$
\mathrm{J}=\mathrm{D} \quad \mathrm{~K}=\mathrm{D}^{\prime}
$$



Q2. A sequential circuit with two $D$ flip-flops $A$ and $B$, two inputs $X$ and $Y$, and one output $Z$ is specified by the following equations:
$D_{A}=X^{\prime} Y+X A$
$\mathrm{D}_{\mathrm{B}}=\mathrm{X}^{`} \mathrm{~B}+\mathrm{XA}$
$Z=B$
(i) Draw the logic diagram of the circuit.

(ii) Derive the state table.

State Table:

(iii) Derive the state diagram.

State Diagram:


* Note that this circuit has
a moore model.
* Note that this circuit has several synchronizing sequence For example, $\{00,11\}$ synchronizes it to
state $\infty 0$.

