## COE 202, Term 112

## Digital Logic Design

## Quiz\# 5

Date: Wednesday, April 25

Q1. Design a rising edge-triggered D flip-flop using a rising edge-triggered JK flip flop.

Q2. A sequential circuit with two $D$ flip-flops $A$ and $B$, two inputs $X$ and $Y$, and one output $Z$ is specified by the following equations:
$\mathrm{D}_{\mathrm{A}}=\mathrm{X}^{\prime} \mathrm{Y}+\mathrm{XA}^{\mathrm{A}}$
$\mathrm{D}_{\mathrm{B}}=\mathrm{X}^{\wedge} \mathrm{B}+\mathrm{XA}$
$Z=B$
(i) Draw the logic diagram of the circuit.
(ii) Derive the state table.
(iii) Derive the state diagram.

