## COE 202, Term 151

Digital Logic Design

## Quiz\# 3

Date: Sunday, Oct. 25

Q1. Assuming the availability of all variables and their complements, simplify the following two Boolean functions F and G subject to the given don't care conditions d1 and d2 using the K-Map method:
(a) Implement F using only NOR gates:
$\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum(4,5,6,10,12,13)$
$\mathrm{d} 1(\mathrm{~A}, \mathrm{~B}, \mathrm{C}, \mathrm{D})=\sum(3,7,9)$

(b) Implement G using only NAND gates:
$\mathrm{G}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum(0,2,8,11,13,15)$ $\mathrm{d} 2(\mathrm{~A}, \mathrm{~B}, \mathrm{C}, \mathrm{D})=\sum(3,6,7,9,12)$

| $\stackrel{\sim}{4}$ | C D |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 00 | 01 | 11 | 10 |
|  | 1 |  | X | 1 |
|  |  |  | X | X |
|  | X | 1 | 1 |  |
| 10 | 1 | X | 1 |  |

Q2. Implement the following circuit using only 2-input XOR gates with minimal number of gates:


