
COE 202, Term 162 Digital Logic Design HW# 7 Solution


Q.1. Consider the sequential circuit shown below:



- (i) Starting from the state 00, determine the state transitions and output sequence that will be generated when the input sequence 11001101 is applied.
- (ii) Determine the maximum clock frequency under which the circuit will operate correctly given that the propagation delay of the inverter gate is 2ns, the AND gate is 4ns, and the OR gate is 4ns. Assume that the D-FF has a setup time of 2ns, a hold time of 1ns, and a propagation delay of 2ns.


(i) or
$$\frac{x=1}{y=1}$$
 of $\frac{x=1}{y=0}$ of $\frac{x=0}{y=0}$ is $\frac{x=0}{y=0}$ if
 $10 \frac{x=1}{y=1}$ if $\frac{x=1}{y=0}$ or $\frac{x=0}{y=0}$ or $\frac{x=1}{y=1}$ of
(i) For the circuit to operate correctly, the
clock period T has to satisfy the following
constraint $\frac{x}{2}$
 $T > t_{ff} + t_{c} + t_{su}$
 $t_{c} = 2ns$
 $t_{c} = max(tc), tc)$
 $tc1 = 4ns$
 $tc2 = 2ns + 4ns + 4ns = 10ns$
 $t_{su} = 10ns$
 $t_{su} = 2ns$
 $T > 2ns + lons + 2ns = 14ns$
 $The maximum frequency $f = \frac{1}{T} < \frac{1}{14ns} = 71.4 \text{ MHZ}$
If we add a loy, sofely margin, then $T = 15.4ns$
and $f = 65 \text{ MHZ}$
Note $t_{h} = 2ns < t_{rin} + t_{c} = 2ns + 8ns = 10ns$
 $so, the hold time constraint is satisfied.$$


Q.2. Design a sequential circuit with two flip-flops A and B and two inputs E and X. If E=0, the circuit remains in the same state, regardless of the value of X. When E=1 and X=1, the circuit goes through the state transitions from 00 to 01 to 10 to 11, back to 00, and then repeats. When E=1 and X=0, the circuit goes through the state transitions from 00 to 11 to 10 to 01, back to 00, and then repeats. Design the circuit using Positive-edge-triggered D-FF.



State Diagram

current State		Next	state	
A B	EX= 00	Ex=01	£×=lo	EX= 11
0 0	00	00	11	0
0	σ 1	0	00	10
1 0	1 0	10	0	11
	1 1	11	10	0 0





DA = AE + ABX + ABX + ABEX + ABEX


$$D_B = B\overline{E} + \overline{B}E$$

00

00

or

$$= A\overline{E} + E[\overline{X}[AB+\overline{A}\overline{B}] + X[A\overline{B}+\overline{A}B]]$$




Q.3. A single-input, single-output sequential circuit is to be designed that recognizes only the two input sequences 0110 and 1111 applied to its inputs any time they occur in the input stream. If any of these two sequences is detected the output will be 1, otherwise it will be 0.

(i) Show the state diagram for this circuit assuming no detection of overlapping sequences.


(ii) Show the state diagram for this circuit assuming detection of overlapping sequences.

(i) State dragram with no overlapping:




Note that if is assumed here that state So is the reset state, the when the Reset input is high the machine will start from state So,


(ii) State diagram with overlapping:




Q.4. You are to design a serial adder A3 that computes the sum of three separate serial input streams rather than the usual two. The adder has three primary inputs X_1 , X_2 , X_3 , and a single primary output Z. Using D flip-flops and any standard gates, construct the state table, transition table, and a logic circuit diagram for A3.



Q.5. What changes are needed in the figure shown below to convert it to a serial subtractor that subtracts the contents of register B from the contents of register A. Explain how it is possible to detect whether A < B. If A < B, what will be the relationship of the result of the subtraction to the correct result?





Q.6. Modify the register shown below so that it will operate according to the following function table using selection inputs s_1 and s_0 .

S ₁	S ₀	Register Operation
0	0	No change
0	1.0	Clear register to 0
1	0	Shift down
1	1	Load parallel data

