## COE 202, Term 162

## Digital Logic Design

## HW\# 7 Solution

Q.1. Consider the sequential circuit shown below:

(i) Starting from the state 00 , determine the state transitions and output sequence that will be generated when the input sequence 11001101 is applied.
(ii) Determine the maximum clock frequency under which the circuit will operate correctly given that the propagation delay of the inverter gate is 2 ns , the AND gate is 4 ns , and the OR gate is 4 ns . Assume that the D-FF has a setup time of 2 ns , a hold time of 1 ns , and a propagation delay of 2 ns .
(i)

$$
\begin{aligned}
& 00 \xrightarrow[y=1]{x=1} 01 \xrightarrow[y=0]{x=1} 01 \xrightarrow[y=0]{x=0} 10 \xrightarrow[y=0]{x=0} 10 \\
& 10 \xrightarrow[y=1]{x=1} 11 \xrightarrow[y=0]{x=1} 00 \xrightarrow[y=0]{x=0} 00 \xrightarrow[y=1]{x=1} 01
\end{aligned}
$$

(ii) For the circuit to operate correctly, the clock period $T$ has to satisfy the following constraint :

$$
T>t_{f f}^{\max }+t_{c}^{\max }+t_{s u}^{\max }
$$

$$
\begin{aligned}
& t_{f f}^{\max }=2 n \mathrm{~s} \\
& t_{c}^{\max }=\max \left(t_{c 1}, t_{c z}\right) \\
& t_{c 1}=4 n \mathrm{~s} \\
& t_{c 2}=2 n \mathrm{~s}+4 n \mathrm{~s}+4 \mathrm{~ns}=10 \mathrm{~ns} \\
& t_{c}^{\max }=10 \mathrm{~ns} \\
& t_{\text {max }}^{\max }=2 \mathrm{~ns}
\end{aligned}
$$

Thus, $T>2 n s+$ tons $+2 n s=14 n s$
The maximum frequency $f=\frac{1}{T}<\frac{1}{14 \mathrm{~ms}}=71.4 \mathrm{MHZ}$
If we add a $10 \%$ safety margin, then $T=15.4 \mathrm{~ms}$ and $f=65 \mathrm{MHZ}$
Note $t_{h}^{\text {min }}=2 n s<t_{f f}^{\text {min }}+t_{c}^{\text {min }}=2 n s+8 n s=10 n s$ So, the hold trine constraint is satisfied.
Q.2. Design a sequential circuit with two flip-flops A and B and two inputs E and $X$. If $E=0$, the circuit remains in the same state, regardless of the value of X . When $\mathrm{E}=1$ and $\mathrm{X}=1$, the circuit goes through the state transitions from 00 to 01 to 10 to 11 , back to 00 , and then repeats. When $E=1$ and $X=0$, the circuit goes through the state transitions from 00 to 11 to 10 to 01 , back to 00 , and then repeats. Design the circuit using Positive-edgetriggered D-FF.


State Diagram

- State table:

| Current state |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $A$ | $B$ | $E X=0$ | Next State |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |

Design with posifive-edge-tiggered D-fF


$$
\begin{aligned}
D_{A}= & A \bar{E}+A \bar{B} X \\
& +A B \bar{X}+\bar{A} B E X \\
& +\bar{A} \bar{B} E \bar{X}
\end{aligned}
$$

$$
D_{B}=B \bar{E}+\bar{B} E
$$

OR

$$
\begin{aligned}
D_{A}= & A \bar{E}+X E A \bar{B} \\
& +A B \bar{X} E+\bar{A} B E X \\
& +\bar{A} \bar{B} E \bar{X} \\
= & A \bar{E}+E[\bar{X}[A B+\bar{A} \bar{B}]+X[A \bar{B}+\bar{A} B]]
\end{aligned}
$$


Q.3. A single-input, single-output sequential circuit is to be designed that recognizes only the two input sequences 0110 and 1111 applied to its inputs any time they occur in the input stream. If any of these two sequences is detected the output will be 1 , otherwise it will be 0 .
(i) Show the state diagram for this circuit assuming no detection of overlapping sequences.
(ii) Show the state diagram for this circuit assuming detection of overlapping sequences.
(i) State diagram with no overlapping:


Note that it is assumed here that state so is the reset state, ire. when the Reset input is high the machince will start from state so,
(ii) State diagram with overlapping:

Q.4. You are to design a serial adder A 3 that computes the sum of three separate serial input streams rather than the usual two. The adder has three primary inputs $\mathrm{X}_{1}, \mathrm{X}_{2}, \mathrm{X}_{3}$, and a single primary output Z . Using D flipflops and any standard gates, construct the state table, transition table, and a logic circuit diagram for A3.

Note that in the design of a 3 -input serial adder, it is nod sufficient to use a single bit for holding the carry out of addition. It is necessary to use two bits to represent the carry out as its value is greater than 1.



$$
\begin{aligned}
D_{0}= & c_{0} \bar{x}_{2} x_{3}+c_{0} x_{2} \bar{x}_{3} \\
& +c_{0} x_{1} \bar{x}_{2}+\bar{x}_{1} x_{2} x_{3} \bar{c}_{1} \\
& +\bar{c}_{1} \bar{c}_{0} x_{1} x_{2}+\bar{c}_{1} \bar{c}_{0} x_{1} x_{3} \\
& +c_{1} \bar{x}_{1} \bar{x}_{2}+c_{1} \bar{x}_{1} \bar{x}_{3}
\end{aligned}
$$

Q.5. What changes are needed in the figure shown below to convert it to a serial subtractor that subtracts the contents of register B from the contents of register A . Explain how it is possible to detect whether $\mathrm{A}<\mathrm{B}$. If $\mathrm{A}<\mathrm{B}$, what will be the relationship of the result of the subtraction to the correct result?


He serial adder can be converted to a serial iubtractor as follows:


Note that when Reset is set to high, the FF will be set to high ie. the carry value will be 1 . Thus, $A+\bar{B}+1=A-B$.
Q.6. Modify the register shown below so that it will operate according to the following function table using selection inputs $\mathrm{s}_{1}$ and $\mathrm{s}_{0}$.

| $\mathbf{S}_{1}$ | $\mathbf{S}_{0}$ | Register Operation |
| :--- | :--- | :--- |
| 0 | 0 | No change |
| 0 | 1 | Clear register to 0 |
| 1 | 0 | Shift down |
| 1 | 1 | Load parallel data |



