## COE 202, Term 052

## Fundamentals of Computer Engineering

## HW\# 6

Q.1. Consider the sequential circuit shown below:

(i) Starting from the state 00 , determine the state transitions and output sequence that will be generated when the input sequence 11001101 is applied.
(ii) Determine the maximum clock frequency under which the circuit will operate correctly given that the propagation delay of the inverter gate is 2 ns , the AND gate is 4 ns , and the OR gate is 4 ns . Assume that the D-FF has a setup time of 2 ns , a hold time of 1 ns , and a propagation delay of 2 ns .
Q.2. A set-dominant flip-flop has set and reset inputs. It differs from a conventional SR flip-flop in that, when both S and R are equal to 1 , the flip-flop is set.
(i) Obtain the characteristic table of the set-dominant flip-flop.
(ii) Derive the excitation table for the set-dominant flip-flop.
(iii) Design a positive-edge triggered set-dominant flip-flop using D-FF.
(iv) Design a positive-edge triggered set-dominant flip-flop using JK-FF.
Q.3. Design a sequential circuit with two flip-flops $A$ and $B$ and two inputs $E$ and X . If $\mathrm{E}=0$, the circuit remains in the same state, regardless of the value of X . When $\mathrm{E}=1$ and $\mathrm{X}=1$, the circuit goes through the state transitions from 00 to 01 to 10 to 11 , back to 00 , and then repeats. When $E=1$ and $\mathrm{X}=0$, the circuit goes through the state transitions from 00 to 11 to 10 to 01 , back to 00, and then repeats. Design the circuit using the following types of FFs:
(i) Positive-edge-triggered D-FF.
(ii) Positive-edge-triggered JK-FF.
(iii) Positive-edge-triggered T-FF.
Q.4. A single-input, single-output sequential circuit is to be designed that recognizes only the two input sequences 0110 and 1111 applied to its inputs any time they occur in the input stream. If any of these two sequences is detected the output will be 1 , otherwise it will be 0 .
(i) Show the state diagram for this circuit assuming no detection of overlapping sequences.
(ii) Show the state diagram for this circuit assuming detection of overlapping sequences.
Q.5. You are to design a serial adder A3 that computes the sum of three separate serial input streams rather than the usual two. The adder has three primary inputs $\mathrm{X}_{1}, \mathrm{X}_{2}, \mathrm{X}_{3}$, and a single primary output Z . Using D flipflops and any standard gates, construct the state table, excitation table, and a logic circuit diagram fro A3.
Q.6. Minimize the state table shown below and determine the reduced state table:

| Current <br> State | Next State |  | Output |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{X}=0$ | $\mathrm{X}=1$ | $\mathrm{X}=0$ | $\mathrm{X}=1$ |
| A | F | B | 0 | 0 |
| B | D | C | 0 | 0 |
| C | F | E | 0 | 0 |
| D | G | A | 1 | 0 |
| E | D | C | 0 | 0 |
| F | F | B | 1 | 1 |
| G | G | H | 0 | 1 |
| H | G | A | 1 | 0 |

Q.7. A sequential circuit MON is to be designed that monitors the condition of a patient in a hospital bed. The input to MON is a binary number $n$ that ranges in value from 1 to 7 and indicates the patient`s condition. The expected value of \(n\) is sent to MON automatically every five seconds. If \(n\) goes below 2 or above 4 on two or more occasions, the machine should activate an alarm at a nurse`s station. The nurse responds by administering medication to the patient and resetting the monitor. Using JK flip-flops and NOR gates only, carry out the logic design of MON. Obtain a state table, a state assignment, and a complete logic diagram.
Q.8. What changes are needed in the figure shown below to convert it to a serial subtractor that subtracts the contents of register B from the contents of register A. Explain how it is possible to detect whether $A<B$. If $A<B$, what will be the relationship of the result of the subtraction to the correct result?

Q.9. Modify the register shown below so that it will operate according to the following function table using selection inputs $\mathrm{s}_{1}$ and $\mathrm{s}_{0}$.

| $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{0}$ | Register Operation |
| :--- | :--- | :--- |
| 0 | 0 | No change |
| 0 | 1 | Clear register to 0 |
| 1 | 0 | Shift down |
| 1 | 1 | Load parallel data |


Q.10. A negative edge-triggered flip-flop has a 4-ns delay between the time its $C$ input goes from 1 to 0 and the time the output is complemented. What is the maximum delay in a 12-bit binary ripple counter that uses these flipflops? What is the maximum frequency at which the counter can operate reliably?
Q.11. Draw the logic diagram of a 4-bit ripple binary down-counter using:
(i) Flip-flops that trigger on the positive transition of the clock.
(ii) Flip-flops that trigger on the negative transition of the clock.
Q.12. Construct a 12-bit serial-parallel counter, using three 4-bit parallel counters. What is the maximum number of AND gates in a chain that a signal must propagate through in the 12 -bit counter.

## AW\# $\#$

QI
(i)

$$
\begin{aligned}
& 00 \xrightarrow[y=1]{x=1} 01 \xrightarrow[y=0]{x=1} 01 \xrightarrow[y=0]{x=0} 10 \xrightarrow[y=0]{x=0} 10 \\
& 10 \xrightarrow[y=1]{x=1} 11 \xrightarrow[y=0]{x=1} 00 \xrightarrow[y=0]{x=0} 00 \xrightarrow[y=1]{x=1} 01
\end{aligned}
$$

(ii) For the circuit to operate correctly, the clock period $T$ has to satisfy the following constraint :

$$
T>t_{f f}^{\max }+t_{c}^{\max }+t_{s u}^{\max }
$$

$$
t_{f f}^{\max }=2 n s
$$

$$
t_{c^{\text {max }}}=\max \left(t c_{1}, t c_{2}\right)
$$

$$
t_{c 1}=4 \times 5
$$

$$
t c_{2}=2 n s+4 n s+4 n s=10 n s
$$

$$
t_{c}^{\max }=10 \mathrm{~ns}
$$

$$
t_{\text {max }}^{\max }=2 n s
$$

$$
\text { Thus, } T>2 n s+10 n s+2 n s=14 n s
$$

$$
\text { The maximum frequency } f=\frac{1}{T}<\frac{1}{14 \mathrm{~ms}}=71.4 \mathrm{mHZ}
$$

$$
\text { If we add a } 10 \% \text { safety margin, then } T=15.4 \mathrm{~ms}
$$

and $f=65 \mathrm{MHZ}$
Note $t_{h}^{\text {min }}=2 n s<t_{f f}^{\min }+t_{c}^{\text {min }}=2 n s+8 n s=10 n s$
So, the hold trine constraint is satisfied.

Q2 Set-dominant flip-flop
(i) Characteristic table

(ii) Excitation table

| $Q(t)$ | $Q(t+1)$ | $S$ | $R$ |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $x$ |  |
| 0 | 1 | 1 | $x$ |  |
|  | 0 | 0 | 1 |  |
| 1 | 0 | $x$ | 0 | or $1 x$ |

(icc)
\& (iv)

| $Q(t)$ | $s$ | $R$ | $Q(t+1)$ | 0 | 0 | $k$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | $x$ |
| 0 | 0 | 1 | 0 | 0 | 0 | $x$ |
| 0 | 1 | 0 | 1 | 1 | 1 | $x$ |
| 0 | 1 | 1 | 1 | 1 | 1 | $x$ |
| 1 | 0 | 0 | 1 | 1 | $x$ | 0 |
| 1 | 0 | 1 | 0 | 0 | $x$ | 1 |
| 1 | 1 | 0 | 1 | 1 | $x$ | 0 |
| 1 | 1 | 1 | 1 | 1 | $x$ | 0 |



$$
D=S+2 \bar{R}
$$

$a \mathcal{R}_{0} 00$

0 $|$| 0 | 0 | 11 | 10 |
| :---: | :---: | :---: | :---: |
| 1 | $x$ | 0 | 1 |

$$
J=s
$$


$K=\bar{\delta} R$

${ }^{2}$

state Diagram

- Stare table:

| Current state |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $A$ | $B$ | $E X=00$ | $E X=01$ | $E X=10$ | $E X=11$ |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 |

(i) Design with positive-tdge-tiggered D-fF


$$
\begin{aligned}
D_{A}= & A \bar{E}+A \bar{B} X \\
& +A B \bar{X}+\bar{A} B E X \\
& +\bar{A} \bar{B} E \bar{X}
\end{aligned}
$$

OR

$$
\begin{aligned}
D_{A}= & A \bar{E}+X E A \bar{B} \\
& +A B \bar{X} E+\bar{A} B E X \\
& +\bar{A} \bar{B} E \bar{X} \\
= & A \bar{E}+E[\bar{X}[A B+\bar{A} \bar{B}]+X[A \bar{B}+\bar{A} B]]
\end{aligned}
$$


(ii) Design with positive-edge-triggered $\delta K$ FF

$$
\begin{aligned}
& A B{ }^{E X} \\
& J_{A}=B E X+\bar{B} E \bar{X}
\end{aligned}
$$


$J B=E$

(iii) Design with positive-edge-triggered T FF

$$
\begin{aligned}
& A B E X_{0}^{E} \\
& 00 \\
& 0 \\
& 0
\end{aligned} 0
$$


$T_{B}=E$


Note that the design of the circuit with T. FFF could have been obtained directly from the JK-PF since a JK-FF with the $\delta$ and $K$ inputs connected together produces a T-FF.

Qu
(i) State diagram with no overlapping:


Note that it is assumed here that state $S_{0}$ is the reset state, ire. when the Reset input is high the madurace will start from state so,
(ii) State diagram with overlapping:


Q5 Note that in the design of a 3-input serial adder, it is nod sufficient to use a single bit for holding the carry out of addition. It is necessary to use two bits to represent the carry out as its value is greater than 1.



$$
C l=0
$$

| $\cos _{1}$ | $x_{2} x_{3}$ |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 00 | 01 | 10 |  |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 10 | 1 | 0 | 1 | 0 |

$$
c_{1}=0
$$



$$
e t=1
$$

| 0 | 1 | 0 | 1 |
| :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 0 |
| $x$ | $x$ | $x$ | $x$ |
| $x$ | $x$ | $x$ | $x$ |

$$
z=\operatorname{co} \oplus x_{1} \oplus x_{2} \oplus x_{3}
$$

$$
\begin{aligned}
D_{1}= & c_{1} x_{1}\left(x_{2}+x_{3}\right) \\
& +c_{0} x_{1} x_{2} x_{3}+c_{1} x_{2} x_{3}
\end{aligned}
$$

$$
\begin{aligned}
D_{0}= & c_{0} \bar{x}_{2} x_{3}+c_{0} x_{2} \bar{x}_{3} \\
& +c_{0} x_{1} \bar{x}_{2}+\bar{x}_{1} x_{2} x_{3} \bar{c}_{1} \\
& +\bar{c}_{1} \bar{c}_{0} x_{1} x_{2}+\bar{c}_{1} \bar{c}_{0} x_{1} x_{3} \\
& +c_{1} \bar{x}_{1} \bar{x}_{2}+c_{1} \bar{x}_{1} \bar{x}_{3}
\end{aligned}
$$

Q6


So, from the implication chart, we see that the states $(A, C),(B, E)$, and $(D, H)$ are equivalent.


Q7


State table:

we choose the following state assignment:

$$
s_{0}=s^{0}, \quad s_{1}=01, \quad s_{2}=11
$$

So, we need two JK frs since we have three states.


$$
k_{q_{1}}=0
$$

$$
\delta_{q_{0}}=x y+\bar{y} z
$$

| $x$ | $x$ | $x$ | $x$ |
| :---: | :---: | :---: | :---: |
| $x$ | $x$ | $x$ | $x$ |

$x=1$

| $x$ | $x$ | $x$ | $x$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 |
| $x$ | $x$ | $x$ | $x$ |$\quad x_{90}=0$

$$
\text { output }=9190
$$



Q8 Figure 5-5 lie. He serial adder can be converted to a serial subtractor as follows :


Note that when Reset is set to high, the FF will be set to high ire. He carry value will be 1. thus, $A+\bar{B}+1=A-B$. Note that to first shit a number in register $A$, we have bo shift its 2's complement. If $A<B$, the carry ont will be 0 .

29


Q10 The maximum delay in a 12 -bit binary ripple counter $=12 * 4 \mathrm{~ns}=48 \mathrm{~ns}$ The maximum frequency at which the counter can operate reliably is $f=\frac{1}{48 n s}=20.8 \mathrm{MHz}$

## QU

(a)

(b)


Q12 12-bit serial-parallel counder


The maximum number of AND gates in a chain that a signal must propagate through in the 12-bit counter is 3 .

