

COE 202, Term 162 Digital Logic Design HW# 6 Solution

Q.1. The D-latch shown below can be constructed with only four NAND gates. This can be done by removing the inverter and connecting the output of the upper NAND gate (connected to the D input) to the input of the lower NAND gate (Connected to D'). Use manual or computer-based logic simulation to verify that the new circuit is functionally the same as the original one.




modified D-latch




Q.2. Obtain the logic diagram of the D-latch give in Q1, using NOR gates only.

D latch with NOR gates only



Q.3. A popular alternative design for positive-edge-triggered D flip-flop is shown below. Simulate the circuit to determine that its functional behavior is identical to that of a D flip-flop.



Q.4. A sequential circuit with two D flip-flops A and B, two inputs X and Y, and one output Z is specified by the following input equations:


$$D_A = X \hat{\ } Y + X \ A$$

$$D_B = X B + X A$$

$$Z = B$$


- (i) Draw the logic diagram of the circuit.
- (ii) Derive the state table.
- (iii) Derive the state diagram.

(a)




(b) State Table:

	Next State				output
Current State	xy=00 AB	XY= 01 AB	×y = 10	B A B	2
00	0 0	10	00	00	0
0	0 1	1.1	0 0	00	1
1 0	00	10	11	11	0
11	01	11	11	11	



Q.5. A sequential circuit has one flip-flip Q, two inputs X and Y, and one output S. The circuit consists of a full adder circuit connected to a D flip-flop, as shown below. Derive the state table and state diagram of the sequential circuit.




$$S = \times \Theta \Omega \oplus S$$

$$D^{5} = \times \Omega + \times S + SS$$

State Table:

Cur	rent State	10	put s	Next State	output
	7	×	3	Z	S
_	0	0	6	0	0
-	0	0	1	0	1
		1	0	0	1
	0			1	٥
				0	1
				1	0
				1	0
			0	<u>·</u>	1
	1		1		

State Diagram:



This circuit is a mealy model.

Note that this circuit has synchronizing sequence. For example, Eoo's synchronizes he circuit to state o. Also, Ell's synchronizes it to the I state.