

COE 202, Term 162 Digital Logic Design HW# 5 Solution


Q.1. Obtain the truth table for the circuit shown below. Draw an equivalent circuit for F with fewer NAND gates.



Q.2. Find simplified Boolean equations for the outputs F and G of the hierarchical circuit given below.



Q.3. Find the truth table for the outputs F and G of the hierarchical circuit shown below.




- **Q.4.** Construct a 5-to-32 line decoder with four 3-to-8 line decoders with enable input and one 2-to-4 line decoder.
- **Q.5.** A Combinational circuit is defined by the following three Boolean functions:

$$F_1(X, Y, Z) = X^Y^ + XYZ^F_2(X, Y, Z) = X^ + Z$$

 $F_3(X, Y, Z) = XY + X^Y^$

- (i) Design the circuit with a 3x8 decoder, four 2-input OR gates, and an inverter.
- (ii) Design the circuit with two 4x1 MUXs, one 2-input OR gate, and an inverter.
- **Q.6.** Design a 4-input priority encoder with four inputs and three outputs including the valid bit but with the truth table representing the case in which input D_0 has the highest priority and input D_3 has the lowest priority.
- Q.7. Construct a quad 9-to-1 line multiplexer with four single 8-to-1 line multiplexers and one quadruple 2-to-1 line multiplexer. The multiplexers should be interconnected and inputs labeled so that the selection codes 0000 through 1000 can be directly applied to the multiplexer selection inputs without added logic.


- **Q.8.** Implement the following Boolean function $F(A, B, C, D)=\Sigma$ m(4, 6, 7, 8, 12, 15) with:
 - (i) An 8x1 MUX. Assume that the inputs A, B, and C are used for the select lines.
 - (ii) A 4x1 MUX and external gates. Assume that the inputs A and B are used for the select lines.
- **Q.9.** Design a Combinational circuit that accepts a 3-bit number and generates as output a binary number equal to the square of the input number.
- **Q.10.** It is required to design a Combinational circuit that compares two n-bit numbers to see if they are equal or not. Design a circuit that has three inputs and one output, that can be used for each of the n bits, such that the circuit is connected in cascade by carry-like signals. One of the inputs to each cell is a carry input, and the single output is a carry output.
- **Q.11.** Design three versions of the combinational circuit whose input is a 4-bit number and whose output is the 2's complement of the input number such that:
 - (i) The circuit is a simplified two-level circuit, plus inverters as needed for the input variables.
 - (ii) The circuit is made up of four identical two-input, two output cells, one for each bit. The cells are connected in cascade, with lines similar to a carry between them. The value applied to the rightmost carry bit is 0.
 - (iii) The circuit is redesigned with carry lookahead-like logic in order to speed up the circuit in part (ii) for use in larger circuits with 4n input bits.





$$g_1 = (x, y)'$$

 $g_2 = xy + \overline{x} = y + \overline{x}$
 $g_3 = xy + \overline{y} = x + \overline{y}$
 $g_4 = (g_2 \cdot g_3 \cdot \overline{z})' = [(y + \overline{x})(x + \overline{y}) \cdot \overline{z}]'$
 $g_5 = (g_3, \overline{z})' = [(x + \overline{y}) \cdot \overline{z}]'$
 $f = (g_4 \cdot g_5)' = g_4 + g_5$
 $= (x + \overline{y}) \cdot \overline{z} + (x + \overline{y})(y + \overline{x}) \overline{z}$
 $= (x + \overline{y}) \cdot \overline{z}$

An equivalent circuit with Fener NAND gates:







$$W = \overline{YZ} + \overline{YZ}$$


$$F = \overline{XY} + \overline{XW} = \overline{XY} + \overline{XYZ} + \overline{XYZ}$$

$$G = \overline{XW} + \overline{XZ} = \overline{X} (\overline{YZ} + \overline{YZ}) + \overline{XZ}$$


$$= \overline{XYZ} + \overline{XYZ} + \overline{XZ}$$

<u>93</u>


W	X	γ	7) F	6
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	0	Ò	1_1_	
0	٥	0	1		
0	0	-	0		
0	0	1	1	1	
0	1	0	0		
ā	$\overline{}$	0	1		
	1	1	0		0
0	1	1	L		<u> </u>
1	٥	0_	0	0	0
1	0	0		0	
1	0	1	0	0	0
1	0	1		٥	
1	1	0	. 0	0	0
1	1	0		0	
7	ī		0	0	0
7	\neg	1	1	10_	1



 \S (i) $F_1 = \sum m(0,1,6)$, $F_3 = \sum m(0,1,6,7)$



(77)




<u>જ</u>ૈર


	inputs			σ	ntputs	
Dз	02	ρı	٥٥	Αι	λo	
X	X	×	1	ъ	0	t
×	×	١	0	o	1	١
×	,	0	0	1	0	1
1	٥	٥	٥	i	1	1
0	٥	0	0	×	×	٥


D3P2 P1D	00	اد	_11_	b	- .
∞]	N	0	0	0	
01	11	0	O	0] } p2
72511	Π_{I}		0	0],,,
D3 (io		Ŋ.	ه ه	0	

$$A_1 = \overline{D}_1 \overline{D}_0$$



$$A_0 = O_1 \overline{O}_0 + \overline{O}_2 \overline{O}_0$$
$$= \overline{O}_0 \quad (O_1 + \overline{O}_2)$$






(ii)
$$F = \overline{AB} [0] + \overline{AB} [\overline{co} + c\overline{b} + c\overline{b}]$$

$$+ \overline{AB} [\overline{co}] + \overline{AB} [\overline{co} + c\overline{b}]$$

$$= \overline{AB} [0] + \overline{AB} [c+\overline{b}]$$


$$+ \overline{AB} [\overline{co}] + \overline{AB} [\overline{co} + c\overline{b}]$$







_	۸.		C.	S4	83	52	Si	50	_
A2	<u> </u>	As			0	0	0	0	
0	0	0	0	0			0	1	-
0	0	1	O	0	0		<u> </u>		_
0	<u> </u>	- 6	0	0	0	1	٥	0	
<u> </u>	 -	- -		O	1	0	O	١	
0							0	0	
١	0	٥	Ø	١	0				-
<u> </u>	0	<u> </u>	0	1	1	0	0	1_	
<u> </u>	<u> </u>					1	٥	0	
ı	1	0			0				
T	1	١		1	0	0			-

 $S_0 = A_0$, $S_1 = 0$, $S_2 = A_1 \overline{A_0}$, $S_3 = \overline{A_2} A_1 A_0 + A_2 \overline{A_1} A_0$ $\Rightarrow S_3 = A_0 \left[A_1 \oplus A_2 \right]$ $S_4 = A_2 \overline{A_1} + A_2 A_0 = A_2 \left[\overline{A_1} + A_0 \right]$ $S_5 = A_2 A_1$






For example, a 4-bit equal comparator is shown below using this cell;



엘 (4)

x3 x2 x1 x0		72		<u>to</u>
0000	- 	<u>.</u>	9	0
000				
0 0 1 0		1		<u> </u>
0011			٥	1_
0 1 0 0		1_	0	0_
0 1 0 1	1	0	1	1
0 1 1 0	1	٥	1	0
0111	1	0	0	
1000	١	0	O	0
1001	0	1	1_	1_
1010	0	1		0
1011	Ö	1	0	1
1100	0	1	0	0
1101	0	0	1	
1110	0	0	1	0
1111	٥	0	٥	1



Y3 =	$x_3 \overline{x_2} \overline{x_1} \overline{x_0} + \overline{x_3} x_2 + \overline{x_3} x_1 + \overline{x_3} x_0$
	x3 (x2+x1+x5) + x3 (x2+x1+x5)
=	X3 (+) (X2+X1+X0)

x3xe X1x	6			_
3	00	01	Щ,	10
90	0	U	W	W
1c		0	0	0
Н	W	0	0	0
1<	٥	1	M	V
		-		

$$Y_{2} = \chi_{2} \overline{\chi_{1}} \overline{\chi_{0}} + \overline{\chi_{2}} \chi_{1} + \overline{\chi_{2}} \chi_{0}$$

$$= \chi_{2} (\chi_{1} + \chi_{0}) + \overline{\chi_{2}} (\chi_{1} + \chi_{0})$$

$$= \chi_{2} \oplus (\chi_{1} + \chi_{0})$$


*3*2**	øk Leo	01	Ш	10_
00	0	\sqrt{V}	0	M
01	0	1	0	1
11	0	1	0	
(0	٥	U	0	V

$$Y_1 = \overline{X_1} X_0 + X_1 \overline{X_0}$$


= $X_1 \oplus X_0$

Yo = Xo

(b) As can be seen from the above equations, we have the following design?



Note that we can also get another solution based on Finding the 1's complement and adding 1 to 1t as shown below:



Note also that this solution and the former are equivalent, ire, one can be derived from the other, equivalent, ire, one can be derived from the other, except for the last carry out. However, the last except for the last carry out is not part of the result.

(c) We will do this based on the first solution:

