## King Fahd University of Petroleum and Minerals <br> College of Computer Science and Engineering Computer Engineering Department

COE 202: Digital Logic Design (3-0-3)<br>Term 122 (Spring 2013)<br>Final Exam<br>Monday May 27, 2013<br>8:00 a.m. - 10:30 a.m.

Time: 150 minutes, Total Pages: 10

Name: $\qquad$ ID: $\qquad$ Section: $\qquad$

## Notes:

- Do not open the exam book until instructed
- Calculators are not allowed (basic, advanced, cell phones, etc.)
- Answer all questions
- All steps must be shown
- Any assumptions made must be clearly stated

| Question | Maximum Points | Your Points |
| :---: | :---: | :---: |
| 1 | 10 |  |
| 2 | 10 |  |
| 3 | 9 |  |
| 4 | 9 |  |
| 5 | 10 |  |
| 6 | 8 |  |
| 7 | 14 |  |
| 8 | 10 |  |
| Total | 80 |  |

## Question 1.

I. A synchronous sequential circuit has a single input x and a single output Z. The state transition table of the circuit is shown.

| $\mathbf{P S}$ |  | $\left(\mathbf{y}_{\mathbf{1}}\right.$ |  |  |  | $\left.\mathbf{y}_{\mathbf{0}}\right)^{\mathbf{t + 1}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\left(\mathrm{y}_{1}\right.$ | $\left.\mathrm{y}_{0}\right)^{\mathrm{t}}$ | $\mathrm{x}=0$ | $\mathbf{Z}$ |  |  |  |
| 0 | 0 | 1 | 0 | 0 | 0 | $\mathrm{Z}=0$ |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 | 1 | 1 |

a. Design the circuit using D Flip flops.
(7.5 Points)
b. Draw the logic diagram of the circuit
(2.5 Points)


## Q2

Consider the sequential circuit shown and answer the following questions:
a. Is the circuit Mealy or Moore?
Mealy

b. Give logical expressions for the $D$ inputs of the flip flop and for the external output

$$
\begin{aligned}
& D_{A}=X B \\
& D_{B}=\overline{(X+A)}=\bar{X} \bar{A} \\
& Y=(X+A) \oplus \bar{B}
\end{aligned}
$$

c. Give the state table showing the next state and the external output for each possible combination of ABX (the present state AB and the external input X ). X being the LSB.

| Present state |  |  | I/P | Next state |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A | O/P |  |  |  |  |
| A | $\times$ | $A$ | $B$ | $Y$ |  |
| 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 0 | 1 |

## Q3

A sequential circuit has the state diagram shown. The circuit has one input $X$ and one output $Y$. States are given in the format $A B$ where $A$, B are the state variables.
a. With the circuit in state $\mathrm{AB}=11$ :

- What is the minimum (non - zero) number of clock pulses required to return the circuit to the same state?


$$
3
$$

- What are the conditions on the input X to achieve this?

$$
X \text { should be kept at } 1
$$

b. Fill in the time traces for A, B, and Y for the given traces for the clock signal and the X input. We start at state $\mathrm{AB}=11$.


## Question 4.

It is required to design a synchronous sequential circuit that receives a serial input $\mathbf{X}$ and produces a serial output $\mathbf{Z}$. The output Z will be 1 when the circuit detects a sequence of three or more consecutive 1's OR two or more consecutive 0's. Assume the existence of an asynchronous Reset input to reset the machine to a reset state. Draw the state diagram of the circuit assuming a Moore model. You are not required to derive the equations and the circuit. The following is an example of some input and output data:

| Input | $\mathbf{X}$ | 1101111000110010 |
| :--- | :--- | :--- |
| Output | $\mathbf{Z}$ | 0000001101100010 |



Question 5.

It is required to design a sequential circuit that has two inputs A and B , and a single output Y . The circuit receives 2-bit unsigned numbers serially through the inputs A and B . Assume that $A B=00=0, \quad A B=01=1, \quad A B=10=2$, and $\mathrm{AB}=11=3$. The circuit produces a 1 on the output Y if the current 2-bit number is greater than the previously received 2-bit number. The circuit has an additional asynchronous
 reset input Reset which resets the circuit into an initial state. Draw the state diagram of the circuit assuming a Mealy model. You are not required to derive the equations and the circuit.

The following is an example of input and output data:

| Input | A | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | B | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| Output | Y | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |



Consider the ROM-Register implementation shown for a Mealy sequential circuit.

Note: Observe the positions indicated on the figure for the LSB/MSB (least/most significant bits) at both input and output of the ROM. The S, $X$, and $Y$ vectors are always expressed as binary numbers with the LSB being the right-most bit.

a. The maximum number of states that this sequential circuit can have is $2^{4}=16$
b. Give that the 4-bit register uses D-type flip flops:
i. The ROM device required should have a minimum of $2^{4+3}=128$ (how many) storage locations, each being $\qquad$ (how many) bits wide.
ii. Refer to the partial state diagram shown for the sequential circuit. With the circuit in state 1000 and inputs $X=101$, at the next clock pulse the circuit moves to state 0001 giving outputs $\mathrm{Y}=10$.


The ROM location being accessed at the above scenario has the binary address $\qquad$ 1000101 and the binary contents $\qquad$ .
c. If the 4-bit register uses J-K (instead of D-type) flip flops, then:

The ROM device required should have a minimum of $\qquad$ 128 (how many) storage locations, each being $8+2=10$ (how many) bits wide.

## Question 7.

Design an up-down mod-16 counter which increments / decrements by 3, e.g. when counting up it counts $0,3,6,9,12,15,2,5,8,11,14,1,4,7,10,13,0$. The counter counts up if an input control signal U equals 1 , otherwise it counts down.
The counter should have the following 3 synchronous control inputs:
i. CE (Count-Enable) input,
ii. Clr (Clear) input; and
iii. Ld (Load) input which is associated with 4 external inputs ( $\mathrm{I}_{3} \quad \mathrm{I}_{2} \quad \mathrm{I}_{1} \quad \mathrm{I}_{0}$ ) whose

| Clr | Ld | CE | U | clk | $\left(\boldsymbol{Q}_{\mathbf{3}} \boldsymbol{Q}_{\mathbf{2}} \boldsymbol{Q}_{\mathbf{1}} \boldsymbol{Q}_{\mathbf{0}}\right)^{+}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | X | X | X | $\uparrow$ | $0 \quad 0 \quad 0 \quad 0$ |
| 0 | 1 | X | X | $\uparrow$ | $\mathrm{I}_{3} \mathrm{I}_{2} \mathrm{I}_{1} \mathrm{I}_{0}$ |
| 0 | 0 | 0 | X | $\uparrow$ | $\boldsymbol{Q}_{\mathbf{3}} \boldsymbol{Q}_{\mathbf{2}} \boldsymbol{Q}_{\mathbf{1}} \boldsymbol{Q}_{\mathbf{0}}$ |
| 0 | 0 | 1 | 1 | $\uparrow$ | $\left(\boldsymbol{Q}_{\mathbf{3}} \boldsymbol{Q}_{\mathbf{2}} \boldsymbol{Q}_{\mathbf{1}} \boldsymbol{Q}_{\mathbf{0}}\right)+\mathbf{3} \boldsymbol{\operatorname { m o d } 1 6}$ |
| 0 | 0 | 1 | 0 | $\uparrow$ | $\left(\boldsymbol{Q}_{\mathbf{3}} \boldsymbol{Q}_{\mathbf{2}} \boldsymbol{Q}_{\mathbf{1}} \boldsymbol{Q}_{\mathbf{0}}\right)-\mathbf{3} \boldsymbol{\operatorname { m o d } \mathbf { 1 6 }}$ | values are parallel-loaded into the counter.

The operation of the counter is described by the function table shown above.
The counter is to be designed using the shown 4-bit register which has synchronous clear (Clr) and synchronous load (Ld) inputs. The function table of this register is given below.

| Clr | Ld | clk | $\boldsymbol{Q}_{\mathbf{3}}^{+} \boldsymbol{Q}_{\mathbf{2}}^{+} \boldsymbol{Q}_{\mathbf{1}}^{+} \boldsymbol{Q}_{\mathbf{0}}^{+}$ |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| 1 | X | $\uparrow$ | 0 | 0 | 0 |



Design the counter using this register together with a 4-bit binary parallel adder, a single OR gate and any other MSI parts.


Question 8.
I. For the cascaded counters shown in figure, if the clock frequency is $\mathbf{1}$ Mega Hertz, determine the frequency of the signals at nodes $\mathbf{a}, \mathbf{b}$ and $\mathbf{c}$
(Note: CE = Count Enable input, the Gout output is always 0 except when the counter reaches its $\max$ count, i.e. 111 for the $\bmod 8,11$ for the $\bmod 4$ and 1001 for the $\bmod 10$ ).


1 Mega Hz

$$
\begin{aligned}
& f_{c M k}=1 M H Z \\
& f_{a}=\frac{f_{c 1 k}}{8}=\frac{1}{8} M H_{3}=125 \mathrm{KH} \\
& f_{b}=\frac{f_{a}}{4}=31.25 \mathrm{k} \cdot H_{z} \\
& f_{c}=\frac{f_{b}}{1 \theta}=3.125 \mathrm{KHz}
\end{aligned}
$$

II. For the shown register, assuming an initial state of $\left(Q_{2} Q_{1} Q_{0}\right)=001$, fill in the entries of the shown table for the given sequence of input $\boldsymbol{x}$. Indicate the register contents following each clock pulse.

| Clock <br> Pulse \# | Value of $\boldsymbol{x}$ just <br> Before the arrival of <br> the next clock pulse | $\boldsymbol{Q}_{\mathbf{2}}$ | $\boldsymbol{Q}_{\mathbf{1}}$ | $\boldsymbol{Q}_{\mathbf{0}}$ |
| :---: | :---: | :---: | :---: | :---: |
| Initial <br> State | 0 | 0 | 0 | 1 |
| 1 | 0 | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| 2 | 1 | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| 3 | 1 | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| 4 |  |  |  |  |



