# King Fahd University of Petroleum and Minerals <br> College of Computer Science and Engineering Computer Engineering Department 

## COE 202: Digital Logic Design (3-0-3)

Term 092 (Spring 2010)
Final Exam
Sunday June 13, 2010
7:30 a.m. - 10:00 a.m.

## Time: 150 minutes, Total Pages: 11

Name: $\qquad$ ID: $\qquad$ Section: $\qquad$

Notes:

- Do not open the exam book until instructed
- Calculators are not allowed (basic, advanced, cell phones, etc.)
- Answer all questions
- All steps must be shown
- Any assumptions made must be clearly stated

| Question | Maximum Points | Your Points |
| :---: | :---: | :---: |
| 1 | 9 |  |
| 2 | 25 |  |
| 3 | 15 |  |
| 4 | 20 |  |
| 5 | 25 |  |
| 6 | 6 |  |
| Total | 100 |  |

Question 1.
( 9 points)
Analyze the following counters and indicate their count ranges in binary:


## Question 2.

## Fill in the spaces

a. The figure shows connections to the D input of stage $i$ in a multi-function register of D-type flip flops. Study the circuit and then fill in missing information in the table below only for supported register functions.

| Mode Select <br> I/Ps (S1 S0) | Register Function (where applicable) |
| :--- | :--- |
|  | Shift upward |
|  | No change in output |
|  | Shift downward |
|  | Clear register |
|  | Load external data input |


b. For the clocked S-R latch using NAND gates shown, complete the waveform of the Q output for the given $\mathrm{S}, \mathrm{R}$, and clock (C) inputs.

Initially the Q output is at 0 logic. Ignore any propagation delays.

c. The flip flop shown is known as the JK flip flop.

For $\mathrm{J}=1$ and $\mathrm{K}=0$, the next state of the flip flop $\mathrm{Q}(\mathrm{t}+1)$ will be
$Q(t+1)=$ $\qquad$ (select from $\mathrm{Q}(\mathrm{t}), \overline{\mathrm{Q}(\mathrm{t})}, 0,1)$.

d. In the PROM circuit shown, X indicates a connection. At address A2A1A0 $=010$, the ROM stores the data D3D2D1D0 = $\qquad$ _.

e. In the sequential circuit shown, input $X=1$. Clock transition $\mathbf{t 1}$ in the figure below puts the circuit in the state $\mathrm{AB}=01$. Fill in the two spaces in the following table:

| Time | State of the circuit |
| :---: | :---: |
| After transition $\mathbf{t} \mathbf{2}$ |  |
| After transition $\mathbf{t} \mathbf{3}$ |  |


f. In the PLA programmable logic device shown, give the algebraic expressions for the logic functions F1 and F2.

F1 =

F2 $=$

g. In the 4-stage shift register shown, the serial output is fed back as the serial input. Initially the register contents (Q outputs) ABCD are 1000. It takes $\qquad$ (how many) clock pulses for a ' 1 ' to appear at the serial out. At this time, the contents $\mathrm{ABCD}=$ $\qquad$ -.

h. A memory device has 16 K locations, each being 8-bit wide. This device has $\qquad$ (how many) address lines and $\qquad$ (how many) data lines.

## Question 3.

Design a 4-bit up/down binary counter with two control inputs $\mathrm{S}_{1} \mathrm{~S}_{0}$. The counter operates according to the shown function table:

| $\mathbf{S}_{\mathbf{1}} \mathbf{S}_{\mathbf{0}}$ | Function |
| :---: | :--- |
| 00 | Stop Counting |
| 01 | Count up |
| 10 | Count down |
| 11 | Initialize the counter to 0 |

You may build the counter with only the following three components:
(1)

(2)

(3)


Draw a block diagram of your design and clearly label all inputs.

## Question 4.

Consider the sequential circuit shown and then answer the following questions:
a. Provide Boolean expressions for the D inputs of the flip flops and the external output Y.

b. Is the circuit Mealy or Moore?
c. Use your answer in (a) above to complete the following two-dimensional table state table that gives the next state AB and the external output Y in terms of the present state AB and the external input X .

| Present State | Next State AB |  | Output Y |  |
| :---: | :---: | :---: | :---: | :---: |
| AB | $\mathrm{X}=0$ | $\mathrm{X}=1$ | $\mathrm{X}=0$ | $\mathrm{X}=1$ |
| 00 |  |  |  |  |
| 01 |  |  |  |  |
| 10 |  |  |  |  |
| 11 |  |  |  |  |

d. From the state table in c above, complete the state diagram shown below, indicating all state transitions and output values. States are given in the format AB.


11
10
e. What is the minimum number of clock pulses required to move the circuit from state $\mathbf{A B}=\mathbf{1 1}$ to state $\mathbf{A B}=\mathbf{1 0}$ ?
f. To satisfy the requirement in (e) above, the input $X$ should have the sequence $\qquad$ .

## Question 5.

(25 Points)
A synchronous sequential circuit has a single input $x$ and two outputs $\mathbf{Z}_{2} \mathbf{Z}_{1}$. The state transition table of this circuit is given below (same table in 2 different forms).
$\left.\begin{array}{|c|c|c|c|c|c|}\hline \hline \begin{array}{c}\text { Present State } \\ \mathbf{y 1}\end{array} \mathbf{y 0}\end{array}\right)$

| $\begin{gathered} \hline \hline \text { Present State } \\ \text { y1 y0 } \\ \hline \end{gathered}$ | Next State |  | Outputs ( $\mathrm{Z}_{2} \mathrm{Z}_{1}$ ) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{x}=0$ | $\mathrm{x}=1$ | $\mathrm{x}=0$ | $\mathrm{x}=1$ |
| 00 | 00 | 01 | 11 | 10 |
| 01 | 10 | 11 | 01 | 00 |
| 11 | 01 | 11 | 00 | 00 |
| 10 | 01 | 11 | 10 | 10 |

a. Provide a minimized design for this circuit using gates and D Flip-Flops,
b. Draw the logic diagram of the circuit.
c. Classify each of the two outputs $\left(\mathbf{Z}_{2} \mathbf{Z}_{1}\right)$ either as Moore type or Mealy type.
d. If this synchronous sequential circuit is implemented using a single ROM and a single register:
i. Define the size of the required ROM, and its total capacity in bits.
ii. What is the size of the register in bits?
iii. Define the ROM Truth Table.
iv. Draw the block diagram of this implementation (CLEARLY LABEL each element, its inputs and outputs and show how they are connected)

| $\begin{gathered} \text { Present State } \\ \text { y1 y0 } \\ \hline \end{gathered}$ | $\mathbf{x}$ | Next State | Outputs $\left(\mathbf{Z}_{2} \mathbf{Z}_{1}\right)$ |
| :---: | :---: | :---: | :---: |
| 00 | 0 | 00 | 11 |
| 00 | 1 | 01 | 10 |
| 01 | 0 | 10 | 01 |
| 01 | 1 | 11 | 00 |
| 10 | 0 | 01 | 10 |
| 10 | 1 | 11 | 10 |
| 11 | 0 | 01 | 00 |
| 11 | 1 | 11 | 00 |


| $\begin{aligned} & \hline \text { Present State } \\ & \text { y1 y0 } \\ & \hline \end{aligned}$ | Next State |  | Outputs ( $\mathrm{Z}_{2} \mathrm{Z}_{1}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{x}=0$ | $\mathrm{x}=1$ | $\mathbf{x}=0$ | $\mathrm{x}=1$ |  |
| 00 | 00 | 01 | 11 | 10 | 0 |
| 01 | 10 | 11 | 01 | 00 | 0 |
| 11 | 01 |  | 00 | 00 | 0 |
| 10 | 01 | 11 | 10 | 10 | 0 |

d. If the previous synchronous sequential circuit is implemented using a single ROM and a single register:
i. Define the size of the required ROM, and its total capacity in bits.
ii. What is the size of the register in bits?
iii. Define the ROM Truth Table.
iv. Draw the block diagram of this implementation (CLEARLY LABEL each element, its inputs and outputs and show how they are connected)

## Question 6.

(6 Points)
A sequential circuit has 2 inputs $x$ and $y$ and an output $Z$. The output equals " 1 " when it receives $4^{\text {th }}$ occurrence of equal inputs $x=y$ (not necessarily consecutive). After receiving these occurrences, the circuit starts counting these occurrences over again. The circuit has an additional reset input R which resets the circuit into the initial state.

| $x=$ | 0 | $\mathbf{1}$ | 0 | 1 | 1 | $\mathbf{0}$ | $\mathbf{1}$ | 0 | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | 0 | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $y=$ | 1 | 1 | $\mathbf{1}$ | 1 | 0 | 0 | $\mathbf{0}$ | $\mathbf{1}$ | 1 | $\mathbf{0}$ | $\mathbf{0}$ | 0 | $\mathbf{1}$ | 1 | $\mathbf{0}$ | 0 | 0 | $\mathbf{1}$ |

Draw the Mealy state diagram of the circuit

