## King Fahd University of Petroleum and Minerals

## College of Computer Science and Engineering

 Computer Engineering DepartmentCOE 202: Digital Logic Design (3-0-3)
Term 142 (Spring 2015)
Major Exam II
Saturday April 18, 2015

Time: $\mathbf{1 5 0}$ minutes, Total Pages: 11

Name:_KEY $\qquad$ ID: $\qquad$ Section: $\qquad$

## Notes:

- Do not open the exam book until instructed
- Calculators are not allowed (basic, advanced, cell phones, etc.)
- Answer all questions
- All steps must be shown
- Any assumptions made must be clearly stated

| Question | Maximum Points | Your Points |
| :---: | :---: | :---: |
| 1 | 12 |  |
| 2 | 12 |  |
| 3 | 12 |  |
| 4 | 12 |  |
| 5 | 10 |  |
| 6 | 10 |  |
| Total | 68 |  |

Question 1.
Assuming the availability of all variables and their complements, simplify the following two Boolean functions F and G subject to the given don't care conditions d1 and d2 using the K-Map method:
(i) Implement F using only NOR gates:
$\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum(4,5,6,10,12,13)$
$\mathrm{d} 1(\mathrm{~A}, \mathrm{~B}, \mathrm{C}, \mathrm{D})=\sum(3,7,9)$

To get a 2-Level NOR-NOR implementation, we use the simplified POS expression (Groups of 0's) given by:
$\mathrm{F}=(\mathrm{A}+\mathrm{B}) \cdot(\mathrm{B}+\mathrm{C}) \cdot\left(\mathrm{A}^{\prime}+\mathrm{B}^{\prime}+\mathrm{C}^{\prime}\right) \cdot\left\{\left(\mathrm{C}^{\prime}+\mathrm{D}^{\prime}\right)\right.$ or $\left.\left(\mathrm{B}+\mathrm{D}^{\prime}\right)\right\}$

(ii) Implement G using only NAND gates:
$\mathrm{G}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum(0,2,8,11,13,15)$
$\mathrm{d} 2(\mathrm{~A}, \mathrm{~B}, \mathrm{C}, \mathrm{D})=\sum(3,6,7,9,12)$

Simplified SOP expression directly maps into a 2-Level NANDNAND implementation.
$\mathrm{G}=\mathrm{AD}+\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{D}^{\prime}+\mathrm{AC}^{\prime} \mathrm{OR} \mathrm{G}=\mathrm{AD}+\mathrm{B}^{\prime} \mathrm{C}^{\prime} \mathrm{D}^{\prime}+\mathrm{A}^{\prime} \mathrm{C}$

| $\stackrel{\uparrow}{4}$ | C D |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 00 | 01 | 11 | 10 |
|  | 1 |  | X | 1 |
|  |  |  | X | X |
|  | X | 1 | 1 |  |
|  | 1 | X | 1 |  |



## Question 2.

Design a combinational logic circuit which receives a 4-bit unsigned number $X\left(x_{3} x_{2} x_{1} x_{0}\right)$ as input and produces an output $\boldsymbol{Z}$ which equals the result of integer division of $\boldsymbol{X}$ by $\mathbf{3}$ (e.g., if $\mathrm{X}=7, \mathrm{Z}=2$ ).
(i) How many bits does the output $\boldsymbol{Z}$ have? Why?
(2 Points)
Max output value $=15 / 3=5 \rightarrow$ 3-bits
(ii) Derive the truth table of this circuit.

| $x_{3}$ | $x_{\mathbf{2}}$ | $x_{1}$ | $x_{0}$ | $Z_{2}$ | $Z_{1}$ | $Z_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 |


(iii) Using K-maps, derive minimized sum-of-products expression(s) for the circuit output(s).
(6 points)

$$
\begin{aligned}
& \mathrm{Z}_{0}=\overline{x_{3}} x_{2} \overline{x_{1}}+x_{1} x_{0}\left(x_{3}+\overline{x_{2}}\right)+x_{3} \overline{x_{2}}\left(x_{1}+x_{0}\right) \\
& \mathrm{Z}_{1}=x_{3} \overline{x_{2}}+\overline{x_{3}} x_{2} x_{1} \\
& \mathrm{Z}_{2}=x_{3} x_{2}
\end{aligned}
$$

## Question 3.

(12 points)
(i) Fill the following table with the appropriate signed number representation. Under the columns labeled "O" put "T" if there is an overflow, otherwise put " $F$ ". If the value cannot be represented correctly using the specified number of bits, put "NA". (6 points)

| \# Bits | Sign-Magnitude | $\mathbf{O}$ | 1's Complement | $\mathbf{O}$ | 2's Complement | O | Decimal Value |
| :---: | ---: | :---: | ---: | :---: | ---: | ---: | ---: |
| 5 | NA | T | NA | T | 10000 | F | -16 |
| 7 | 0111111 | F | 0111111 | F | 0111111 | F | 63 |
| 8 | 10001100 | F | 11110011 | F | 11110100 | F | -12 |
| 6 | 110001 | F | 101110 | F | 101111 | F | -17 |

(ii) Perform the following signed-2's complement arithmetic operations in binary using 5 bits. All numbers given are represented in the signed-2's complement notation. Indicate clearly the carry values from the last two stages. For each of the three operations, check and indicate whether overflow occurred or not. (6 points)


Question 4.
(12 Points)
In the following questions, you must clearly label all inputs/outputs of all MSI components, and clearly indicate both the MSB and LSB.
(i) Implement a 3-to-8 decoder with enable, using two 2-to-4 decoders with enable and other logic gates as needed. (5 points)

(ii) Impalement $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C})=\mathrm{M}_{0} \cdot \mathrm{M}_{1} \cdot \mathrm{M}_{5} \cdot \mathrm{M}_{6} \cdot \mathrm{M}_{7}$ using a decoder and a single gate with minimum number of inputs. (3 points)
$F(A, B, C)=m_{2}+m_{3}+m_{4}$

(iii) Implement $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C})=\mathrm{m}_{2}+\mathrm{m}_{5}+\mathrm{m}_{6}+\mathrm{m}_{7}$, using the smallest possible multiplexer and inverters as needed. (4 points)


OR using k-map $\mathrm{F}=\mathrm{C}^{\prime} \mathrm{B}+\mathrm{CA}$


## Question 5.

(10 Points)

Given two 8-bit signed numbers, $\mathbf{X}$ and $\mathbf{Y}$ in 2's complement representation, and assuming overflow does not occur:
(i) Using a single adder of any size and basic logic gates, design a circuit that generates a signal LT which equals $\mathbf{1}$ if $\mathbf{X}<\mathbf{Y}$, otherwise it is $\mathbf{0}$.
(ii) Using a single adder of any size and basic logic gates, design a circuit that receives an 8-bit signed number $\mathbf{M}$ and produces an output value which equals $\mathbf{3} * \mathbf{M}$.
(iii) Given two 8-bit signed numbers $\mathbf{X}$ and $\mathbf{Y}$ in 2's complement representation, use only adders of any size, multiplexers and basic logic gates, to compute the output $\boldsymbol{Z}$ defined as follows:
(6 Points)
IF $(X \geq Y) \quad$ Then $Z=3 *(X-Y)$
Else $Z=2 *(Y-X)$
(:)

(ii)

(iii)


## Question 6.

Given below the design of an $n$-bit magnitude comparator. The circuit receives two $n$-bit unsigned numbers $\boldsymbol{A}$ and $\boldsymbol{B}$ and produces two outputs GT and EQ as given in the table to the right.

|  | GT | EQ |
| :--- | :---: | :---: |
| IF A > B | 1 | 0 |
| IF A = B | 0 | 1 |
| IF A < B | 0 | 0 |

The input operands are processed in a bitwise manner starting with the most significant bit (MSB). The comparator circuit is constructed using $n$ identical copies of the basic 1-bit cell shown to the right.

The Figure below shows the $n$-bit comparator circuit implemented using $n$ copies of the basic 1-bit cell.


Boolean expressions of the outputs of $\underline{\boldsymbol{c e l l} \boldsymbol{i}}$ and its gate-level implementation are given below:

$$
\begin{aligned}
& G T_{i}=G T_{i+1}+A_{i} \bar{B}_{i} E Q_{i+1} \\
& E Q_{i}=\left(A_{i} \odot B_{i}\right) . E Q_{i+1}
\end{aligned}
$$

(i) Write a Verilog model Comp1Bit to model the 1-bit comparator circuit using either a structural model of basic logic gates or a behavioral model using the assign statement.
(4 Points)


The declaration of the Comp1Bit module is as follows:

```
module Comp1Bit (output GT_out, EQ_out ,
    input GT_in, EQ_in, Ai, Bi);
```

module Comp1Bit (output GT_out, EQ_out, input GT_in, EQ_in, Ai, Bi);

> assign GT_out $=\mathrm{GT}$ in $\| \mathrm{Ai} \& \&!\mathrm{Bi} \& \& E Q \_i n ;$ assign EQ_out $=\left(\mathrm{Ai} \sim^{\wedge} \mathrm{Bi}\right) \& \& E Q \_i n ;$
endmodule

OR
module Comp1Bit (output GT_out, EQ_out, input GT_in, EQ_in, Ai, Bi);
not (g1, Bi);
and (g2, g1, Ai);
xnor(g3, Ai, Bi);
and (g4, g2, EQ_in);
or (GT_out, GT_in, g4);
and (EQ_out, EQ_in, g3);
endmodule
(ii) Complete the following Verilog model Comp3Bit which models a 3-bit comparator circuit.
(2 Points)
module Comp3Bit (output Greater, Equal, input [2:0] A , B) ;
wire [2:1] GT, EQ ; // internal wires connecting cells
/* First instance "M1" of the cell Comp1Bit with its inputs GT_in and EQ_in connected to fixed values of 0 and 1 respectively */ //
Comp1Bit M1 (GT[2] , EQ [2], 1'b0, 1'b1, A[2], B[2]);
Comp1Bit M2 (GT[1], EQ[1], GT[2], EQ[2], A[1], B[1]);
Comp1Bit M3 (Greater, Equal, GT[1], EQ[1], A[0], B[0]);
endmodule
(iii) Write a Verilog test bench to test the 3-bit comparator Comp3Bit by applying the following input patterns consecutively with a delay of 20ps:

1. $\{A=100, B=011\}$,
2. $\{A=101, B=101\}$,
3. $\{\mathrm{A}=011, \mathrm{~B}=111\}$.
module t_Comp3Bit();
wire Greater, Equal;
reg [2:0] A, B;
Comp3Bit M1 (Greater, Equal, A, B) ;
```
initial begin
    A=3'b100; B=3'b011;
    #20 A=3'b101; B=3'b101;
    #20 A=3'b011; B=3'b111;
    end
endmodule
```


## Verilog Primitives

Basic logic gates only

$\stackrel{\wedge}{ }$ and<br>$\stackrel{\wedge}{ }$ or<br>$\diamond$ not<br>$\diamond$ buf<br>४ XOR<br>$\diamond$ nand<br>ヶ nor<br>$\diamond$ xnor

These gates are expandable: 1 st node is $\mathrm{O} / \mathrm{P}$ node, followed by $1,2,3 \ldots$
number of input nodes

## Verilog Operators



| $\sim$ | bit-wise NOT |
| :--- | :--- |
| $\&$ | bit-wise AND |
| $\mid$ | bit-wise OR |
| $\wedge$ | bit-wise XOR |
| $\wedge \sim \sim \wedge$ | bit-wise XNOR |
| $\&$ | reduction AND |
| $\mid$ | reduction OR |
| $\sim \&$ | reduction NAND |
| $\sim /$ | reduction NOR |
| $\wedge$ | reduction XOR |
| $\sim \wedge \wedge \sim$ | reduction XNOR |
| $\ll$ | shift left |
| $\gg$ | shift right |

