King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

COE 202: Digital Logic Design (3-0-3)
Term 101 (Fall 2010)
Major Exam 2
Sunday, December $\mathbf{2 6}^{\text {th }}, 2010$

Time: 120 minutes
Name: $\qquad$ ID: $\qquad$ Section:
$\qquad$

## Notes:

- Do not open the exam book until instructed
- Calculators are not allowed (basic, advanced, cell phones, etc.)
- Answer all questions
- All steps must be shown
- Any assumptions made must be clearly stated

| Question | Maximum Points | Your Points |
| :---: | :---: | :---: |
| 1 | 10 |  |
| 2 | 10 |  |
| 3 | 20 |  |
| 4 | 15 |  |
| 5 | 15 |  |
| 6 | 20 |  |
| Total | 90 |  |

Question 1.
(10 points)

## Fill in the Spaces: (Show all work done to reach your answer)

a. For a 4 -input function, $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})$, which of the following expressions represents the prime implicant having the largest area on the function's K-map?:
(i) $\mathrm{AB}+\mathrm{C}+\mathrm{CD}$
(ii) $A B C \bar{D}$
(iii) $\bar{A} C$
b. The symbol
 is an equivalent representation of the $\qquad$ $O R$ gate.
c. Given five 2 -to- 4 decoders with Enable (similar to the one shown opposite), the largest decoder we can build without any additional components is a 4 -to- 16 decoder.

d. For $\mathrm{XYZ}=100$, the function $\mathrm{F}(\mathrm{X}, \mathrm{Y}, \mathrm{Z})=\mathrm{X} \oplus Y \oplus Z$ is 1 ( $0 / 1$ ). This function can be used to generate and detect $\qquad$ even $p d d$ parity in digital communications.
e. Represent the function $\mathrm{F}(\mathrm{X}, \mathrm{Y}, \mathrm{Z})$ given below on the opposite K-map:
$\mathrm{F}(\mathrm{X}, \mathrm{Y}, \mathrm{Z})=(\overline{\mathrm{X}}+\mathrm{Z}) \cdot(\mathrm{X}+\mathrm{Y}+\overline{\mathrm{Z}}) \cdot(\mathrm{X}+\overline{\mathrm{Y}}+\mathrm{Z})$
$\bar{F}=x \bar{z}+\bar{x} \bar{y} Z+\bar{x} y \bar{z}$

f. In the priority encoder shown opposite, the output $\mathrm{Y}_{2} \mathrm{Y}_{1} \mathrm{Y}_{0}=$ 101. Circle any statements that can correctly describe the status at inputs D0-D7, with all other inputs being in a don't care condition:

$$
\begin{array}{ll}
\text { i. } & \mathrm{D} 3=1 \text { and } \mathrm{D} 5=1 \\
\begin{array}{cl}
\mathrm{D} 6=1 \text { and } D 5=D \\
\hline \text { iii. } & \mathrm{D} 1=1 \text { and } \mathrm{D} 2=1 \\
\text { iv. } & \mathrm{D} 0=1 \text { and D2 }=1
\end{array} \\
\hline
\end{array}
$$



We would like to design a combinational circuit that takes as input a 3-bit unsigned binary number $\mathbf{X}$ and produces two binary numbers $\mathbf{Y}$ and $\mathbf{Z}$ as outputs which together represent the result of dividing the input number $\mathbf{X}$ by 3 , where $\mathbf{Y}$ is the quotient and $\mathbf{Z}$ is the remainder.
a. List in the first 3 columns in the table below all possible values for $\mathbf{X}$ and the corresponding values for $\mathbf{Y}$ and $\mathbf{Z}$ (all in decimal).
b. The minimum number of bits needed to represent the output number $\mathbf{Y}$ is $\qquad$ (how many) bits and the minimum number of bits needed to represent the output number $\mathbf{Z}$ is 2 (how many) bits.
c. In the next two columns of the table below, provide the binary truth table for the circuit, showing the bits of the inputs and outputs, with the MSB on the left in each case. Represent the outputs with the minimum number of bits obtained in (b) above. Show $\mathbf{Y}$ and $\mathbf{Z}$ bits appended together with $\mathbf{Y}$ at the left. Express the bit combination $\mathbf{Y}: \mathbf{Z}$ in hex in the last column.

| Input X | Output Y | Output Z | Input X | Output Y:Z | Output Y:Z |
| :--- | :--- | :--- | :--- | :--- | :---: |
| (Decimal) | (Decimal) | (Decimal) | (Binary) | (Binary) | (Hex) |
| 0 | 0 | 0 | 000 | 0000 | 0 |
| 1 | 0 | 1 | 001 | 0001 | 1 |
| 2 | 0 | 2 | 010 | 0010 | 2 |
| 3 | 1 | 0 | 011 | 0100 | 4 |
| 4 | 1 | 1 | 100 | 0101 | 5 |
| 5 | 1 | 2 | 101 | 0110 | 6 |
| 6 | 2 | 0 | 110 | 1000 | 8 |
| 7 | 2 | 1 | 111 | 1001 | 9 |
|  |  |  |  |  |  |
|  |  |  |  |  |  |

## Question 3.

Consider the function

$$
\mathrm{F}(\mathrm{~W}, \mathrm{X}, \mathrm{Y}, \mathrm{Z})=\bar{W} Y Z+\bar{W} \bar{Z}+W Y Z
$$

a. Represent the function on the K-map opposite, showing both the 1 s and 0 s of the function.
$\omega x\left[\begin{array}{|l|l|l|l|}1 & 0 & 1 & 1 \\ \hline 1 & 0 & 1 & 1 \\ \hline 0 & 0 & 1 & 0 \\ \hline 0 & 0 & 1 & 0 \\ \hline\end{array}\right.$
b. Express $\mathrm{F}(\mathrm{W}, \mathrm{X}, \mathrm{Y}, \mathrm{Z})=\Sigma m($ $\qquad$
$F(\omega, x, y, z)=\sum_{m}(0,2,3,4,6,7,11,15)$
c. Express $\mathrm{F}(\mathrm{W}, \mathrm{X}, \mathrm{Y}, \mathrm{Z})=\Pi M($ $\qquad$ )

$$
F(\omega, x, y, z)=\pi M(1,5,8,9,10,12,13,14)
$$

d. Use the K-map to minimize the expression above for F to 4 literals

$$
F(w, x, y, z)=\bar{w} \bar{z}+y z
$$

e. Draw the logic diagram for a 2-level implementation of $\mathrm{F}(\mathrm{W}, \mathrm{X}, \mathrm{Y}, \mathrm{Z})=\bar{W} Y Z+\bar{W} \bar{Z}+W Y Z$ using only NAND gates. Assume that both the true and complemented forms of each variable are readily available.


Question 4.
Given the following K-map for a function $F$ :
(a) List all Essential Prime Implicants

$$
E P I:\{A C, \bar{A} B \bar{C}, A \bar{B} D
$$

(15 Points)

(b) Provide a minimized SOP expression of $F$

$$
F(A, B, C, D)=A C+\bar{A} B \bar{C}+A \bar{B} D+\left\{\begin{array}{l}
B \bar{C} \bar{D} \\
A B \bar{D}
\end{array}\right.
$$

(c) Provide a minimized POS expression of $F$

$$
F(A, B, C, D)=(A+B)(A+\bar{C})(\bar{A}+\bar{B}+C+\bar{D})(B+C+D)
$$

Question 5. Given the function
(15 Points)

$$
F(A, B, C)=\Pi M(0,1,3,4,6,7)
$$

a. Implement F using two 2-to-4 decoders (each has an enable En input), an inverter and a NOR.

b. Implement F using the 4-to-1 MUX shown below. Show how you obtained your solution.

| $A$ | $B$ | $C$ | $F$ |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |  |
| 0 | 0 | 1 | 0 | $I_{0}=\varnothing$ |
| 0 | 1 | 0 | 1 | $I_{1}=\bar{C}$ |
| 0 | 1 | 1 | 0 |  |
| 1 | 0 | 0 | 0 | $I_{2}=C$ |
| 1 | 0 | 1 | 1 |  |
| 1 | 1 | 0 | 0 | $I_{3}=\varnothing$ |
| 1 | 1 | 1 | 0 |  |

OR

| $\bar{C} \bar{A} \bar{B}$ | $\bar{A} B$ | $A \bar{B}$ | $A B$ |  |
| :---: | :---: | :---: | :---: | :---: |
| $C$ | 0 | $(2)$ | 4 | 6 |
| 1 | 3 | 5 | 7 |  |
|  | $\phi$ | $\bar{C}$ | $C$ | $\phi$ |

c. Convert the following logic circuit to NAND-only:



Question 6.
(20 Points)
Use any number of the following MSI components: inverters, decoders, encoders, multiplexers, adders, and/or magnitude comparators, to design a circuit that takes two 4-bit binary numbers $A$ $=A_{3} A_{2} A_{1} A_{0}$ and $B=B_{3} B_{2} B_{1} B_{0}$ and a 2-bit user selection input $S=S_{1} S_{0}$. The circuit should produce a 5-bit output $O=O_{4} \mathrm{O}_{3} \mathrm{O}_{2} \mathrm{O}_{1} \mathrm{O}_{0}$ according to the following table:

| $S_{1} S_{0}$ | $O$ is equal to |
| :---: | :---: |
| 00 | $\operatorname{Max}(A, B)$ |
| 01 | $\operatorname{Min}(A, B)$ |
| 10 | $2 \times A$ |
| 11 | $A-B$ |

Note that you must clearly label the MSI part used together with all inputs and outputs.


