# King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department 

COE 202: Digital Logic Design (3-0-3)
Term 162 (Winter 2017)
Final Exam
Wednesday, May 24th, 2017

Time: $\mathbf{1 2 0}$ minutes, Total Pages: 10

Name: KEY
ID: $\qquad$ Section: $\qquad$

Notes:
Do not open the exam book until instructed
Calculators are not allowed (basic, advanced, cell phones, etc.)
Answer all questions
All steps must be shown
Any assumptions made must be clearly stated

| Question | Maximum Points | Your Points |
| :---: | :---: | :---: |
| 1 | 6 |  |
| 2 | 8 |  |
| 3 | 10 |  |
| 4 | 7 |  |
| 5 | 9 |  |
| 6 | 8 |  |
| 7 | 13 |  |


| Total | 61 |  |
| :---: | :---: | :--- |

Question 1:
(6 points)
A Moore Odd parity detector circuit has a single input $\boldsymbol{x}$ and a single output signal parity. The input consists of 2-bit data chunks that are serially received at the input $\boldsymbol{x}$. The parity output is 1 whenever the received 2-bit stream has an odd number of 1's, and 0 otherwise. Draw the state diagram of this circuit. The circuit has an asynchronous reset input to reset the machine to a reset state with an output of $\mathbf{0}$. You are only required to draw the state diagram Nothing MORE)



* Alternative Solution


Question 2:
(8 points)

1. The shown state diagram is for a Moore FSM of a sequence detector with a single input $\mathbf{X}$ and a single output $\mathbf{Y}$. The circuit can detect overlapping (overlapping/non-overlapping) versions of the sequence 0110 (write the sequence).
(3 points)

2. It is required to design a sequence detector that detects the sequence $\{10110\}$ (i.e., 1 followed by 0 followed by 1 followed by 1 followed by 0 ) in a serial input $\mathbf{Z}$ and produces 1 at the output $\mathbf{W}$ when the sequence is detected. Assuming overlapping sequences derive the state diagram of the circuit assuming a MEALY model. Also, assume the existence of an asynchronous reset input to reset the circuit to a reset state. You are only required to draw the state diagram Nothing MORE.


## Question 3:

The state transition table below is for a sequential circuit with one input $\mathbf{X}$ and one output $\mathbf{Y}$. The circuit has two state variables $\mathbf{A}$ and $\mathbf{B}$, and an asynchronous input Reset that resets the circuit to state 00 :

Reset State $\longrightarrow$| Present State | Next State |  |  | Output |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{X}=0$ |  | $\mathrm{X}=1$ | $\mathrm{X}=0$ | $\mathrm{X}=1$ |  |
| A B | $\mathrm{~A}^{+}$ | $\mathrm{B}^{+}$ | $\mathrm{A}^{+}$ | $\mathrm{B}^{+}$ | Y | Y |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 |

1. Does this circuit has any unused states? Briefly explain your answer

Yes, state 11, no normal input sequence can get the circuit to that state
2. Design the above circuit using minimum number of logic gates and D-FFs (with asynchronous reset inputs) and draw the logic diagram of the designed circuit. The circuit should have asynchronous reset that reset it to state 00
(8 points)

|  | $\mathbf{0 0}$ | $\mathbf{0 1}$ | $\mathbf{1 1}$ | $\mathbf{1 0}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | 0 | 1 | $?$ | $\square$ |
| $\mathbf{1}$ | 4 | 1 | $?$ | 1 |

$D_{A}=X(A+B)$


|  | $\mathbf{0 0}$ | $\mathbf{0 1}$ | $\mathbf{1 1}$ | $\mathbf{1 0}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | 0 | 1 | $?$ | $\square$ |
| $\mathbf{1}$ | 1 | 5 | $?$ | 1 |

$Y=X \oplus B$

The sequential circuit shown below has a single input $\boldsymbol{x}$ together with a RESET input to initialize the circuit. The used D-FFs have direct/asynchronous Clear inputs (shown in the figure as CLR).

a. Obtain the Boolean expressions for the $\mathrm{D}_{\mathrm{A}}, \mathrm{D}_{\mathrm{B}}$ (flip flop inputs) and the output $\boldsymbol{z}$. ( $\mathbf{3}$ points)

$$
D_{A}=(A+B) x
$$

$$
D_{B}=A^{\prime} B^{\prime} x
$$

$$
z=A x
$$

b. Derive the state transition table of the circuit (fill the table below).

| Present State |  | Input | Next State |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{x}$ | $\mathbf{A}+$ | $\mathbf{B}+$ | $\mathbf{z}$ |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 1 |

## Question 5:

(9 points)
The state diagram below is for a sequential circuit that one input $\mathbf{X}$ (in addition to an asynchronous Reset input), one output $\mathbf{Y}$, and state variables $\mathbf{A}$ and $\mathbf{B}$.


1. Obtain the state transition table of this circuit. ( 2 points)

| $A$ | $B$ | $X$ | $A+$ | $B+$ | $Y$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 |

2. Specify whether this circuit is a Mealy or Moore Machine? Explain (1 point)

Moore, the output in each and every state is constant (i.e. does not depend on the input)
3. If the circuit is in state $\mathbf{0 0}$, what is minimum number of clock cycles required to reach state $\mathbf{1 1}$ ? 3 clock cycles $(00 \rightarrow 01 \rightarrow 10 \rightarrow 11)$

What is the required input sequence?
(1 point)
1-1-1
4. Complete the following timing diagram of the circuit for the inputs shown assuming that the FFs are positive edge triggered:

(i) Using minimum number of D-FFs and other needed standard components and logic gates, show the design of a 3-bit register Q that has two control inputs: S1 and S0. The register has a 3-bit external input $\mathrm{I}_{2} \mathrm{I}_{1} \mathrm{I}_{0}$. The table below shows the functionality of the register. (4 points)

| S1 | S0 | Action |
| :--- | :--- | :--- |
| 0 | 0 | No change in Q |
| 1 | X | Load parallel input (i.e. $\left.\mathrm{Q}_{2} \mathrm{Q}_{1} \mathrm{Q}_{0} \leftarrow \mathrm{I}_{2} \mathrm{I}_{1} I_{0}\right)$ |
| 0 | 1 | $\mathrm{Q}_{2} \leftarrow \mathrm{Q}_{1}, \mathrm{Q}_{1} \leftarrow \mathrm{Q}_{0}, \mathrm{Q}_{0} \leftarrow \mathrm{Q} 2 \oplus \mathrm{Q}^{0}$ |


${ }_{1-}^{0-} \mathrm{CLK} \quad \mathrm{O}_{-}^{0}-\mathrm{S} 1 \quad{ }_{1-}^{0-} \mathrm{CO}$
(i) Complete the following table by showing the content of register Q after each clock cycle:
(4 points)

| Clock \# | S 1 | S 0 | $\mathrm{I}_{2} \mathrm{I}_{1} \mathrm{I}_{0}$ | $\mathrm{Q}_{2} \mathrm{Q}_{1} \mathrm{Q}_{0}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| 2 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| Inputs in a cycle <br> affect the register <br> in the next cycle |  |  |  |  |  |  |  |  |
| 3 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 4 | 0 | 1 | 0 | 1 | 1 | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| 5 | 0 | 0 | 1 | 0 | 1 | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| 6 | 1 | 0 | 1 | 1 | 0 | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| 7 | 0 | 0 | 1 | 1 | 1 | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |

## Question 7

I) It is required to design a mod 8 up/down counter that has the following control inputs:

- LD (parallel load), together with its associated inputs $\mathrm{I}_{2}, \mathrm{I}_{1}, \mathrm{I}_{0}$.
- CE (Count Enable)
- DIR (when 0 counting up and when 1 counting down)

The counter produces an output signal ( $\mathbf{C o u t ~}_{\text {out }}$ which equals $\mathbf{1}$ when
 its output equals 7 when $\mathrm{DIR}=0$ and $\mathrm{CE}=1 \mathrm{OR}$ when its output equals 0 when $\mathrm{DIR}=1$ and $\mathrm{CE}=1$. Design the counter using D-FFs and minimum number of logic gates and minimum-size Multiplexers. Note: Do not use an adder in your solution.
(6 Points)

| LD | CE | DIR | Counter Next Content after the clock pulse <br> $\left(\mathrm{Q}_{2} \mathrm{Q}_{1} \mathrm{Q}_{0}\right)^{+}$ |
| :---: | :---: | :--- | :--- |
| 1 | X | X | I2 I1 I0 (load) |
| 0 | 1 | 0 | $\left(\mathrm{Q}_{2} \mathrm{Q}_{1} \mathrm{Q}_{0}\right)+1$ (Increment up by 1) |
| 0 | 1 | 1 | $\left(\mathrm{Q}_{2} \mathrm{Q}_{1} \mathrm{Q}_{0}\right)-1$ (Decrement up by 1) |
| 0 | 0 | X | $\mathrm{Q}_{2} \mathrm{Q}_{1} \mathrm{Q}_{0}$ (no change) |


$\begin{array}{lllll}0- & 0-C U K & 0- & 1-L D & 1-C E \\ 1-\end{array}$
II) Given that the clock frequency of the mod-8 up/down counter is 32 MHZ , what is the clock frequency of the Q2 output of the counter when the counter is set as an up counter? (1 Point)

The clock frequency of Q2 will be $32 \mathrm{MHZ} / 8=4 \mathrm{MHZ}$.
III) Using any number of the above mod 8 up/down counter and other needed logic gates design a mod 512 up counter, which has the control inputs: LD, and CE. Clearly label all inputs and outputs. Note that only an up counter is required.
(3 Points)

IV) Modify your design in (III) to obtain a clock frequency divider that divides the clock frequency by $\mathbf{2 5 8}$.

Show the signal to be used as a clock that has the divided frequency with the name $\mathrm{CLK}_{\text {new }}$.
(3 Points)


