# King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department 

## COE 202: Digital Logic Design (3-0-3) <br> Term 151 (Fall 2015) <br> Final Exam

Sunday Dec. 20, 2015

7:00 p.m. - 9:30 p.m.

Time: 150 minutes, Total Pages: 12

Name: $\qquad$ ID: $\qquad$ Section: $\qquad$

Notes:

- Do not open the exam book until instructed
- Calculators are not allowed (basic, advanced, cell phones, etc.)
- Answer all questions
- All steps must be shown
- Any assumptions made must be clearly stated

| Question | Maximum Points | Your Points |
| :---: | :---: | :---: |
| 1 | 12 |  |
| 2 | 14 |  |
| 3 | 10 |  |
| 4 | 8 |  |
| 5 | 9 |  |
| 6 | 7 |  |
| Total | 60 |  |

## Question 1.

The shown synchronous sequential circuit has a single input X and a single output Y . Answer the following questions:
(i) The circuit is (Moore / Mealy)
(1 point)
(ii) Derive Boolean expressions for the flip-flop D-inputs, i.e. $\mathrm{D}_{\mathrm{A}}$ and $\mathrm{D}_{\mathrm{B}}$ and the output Y .
(3 points)
(iii) Fill in the state table of this circuit and draw the corresponding state diagram
(6 points)

| $\mathbf{P S}$ | $\mathbf{N S}$ | $\left(\mathbf{A}^{+} \mathbf{B}^{+}\right)$ | $\mathbf{Y}$ |  |
| :---: | :---: | :---: | :---: | :---: | ---: |
| $\mathbf{A B}$ | $\mathbf{X}=\mathbf{0}$ | $\mathbf{X}=\mathbf{1}$ | $\mathbf{X}=\mathbf{0}$ | $\mathbf{X = 1}$ |
| 00 |  |  |  |  |
| 01 |  |  |  |  |
| 11 |  |  |  |  |
| 10 |  |  |  |  |


(iv) For a starting state of (10), what is the resulting output sequence $(\mathbf{Y})$ for an applied input sequence $(\mathbf{X})$ of $\{\mathbf{1} \boldsymbol{1} \boldsymbol{1} \mathbf{0}\}$ ? ( $\mathbf{2}$ points)

## Question 2.

(14 Points)
Consider the following state transition table for a synchronous sequential circuit that increments a binary number by two, i.e. $\mathrm{Z}=\mathrm{X}+2$. The circuit has a single input $\mathbf{X}$, a single output $\mathbf{Z}$, and two state variables $Y_{\mathbf{1}}$, and $\mathbf{Y}_{\mathbf{0}}$. The states are encoded using binary codes $\mathbf{0 0}, \mathbf{0 1}, \mathbf{1 0}$. The reset state is $\mathbf{1 0}$.

|  | NS ( $\left.\mathrm{Y} 1 \mathrm{Y}_{0}\right)^{\mathbf{t + 1}}$ |  | Z |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{X}=0$ | $\mathbf{X}=1$ | $\mathbf{X}=0$ | $\mathbf{X}=1$ |
| $0 \quad 0$ | 00 | $0 \quad 0$ | 0 | 1 |
|  | 00 | $0 \quad 1$ | 1 | 0 |
| 10 | 01 | 01 | 0 | 1 |

(i)
a. Using D-FFs and minimal combinational logic, determine the equations for the D-FF inputs and the output Z for this circuit.
b. Draw the resulting circuit and add the required logic to achieve Synchronous Reset, to reset the machine to state $\mathrm{Y}_{1} \mathrm{Y}_{0}=\mathbf{1 0}$ when a Reset input is asserted.
(ii) You are required to implement the above circuit using a ROM and a register with minimum sizes.
a. What is the minimum size of the ROM (number of memory locations $\times$ number of memory bits per location)?
b. Draw the block diagram for such implementation. Add Asynchronous Reset to the register to reset the machine to state $\mathrm{Y}_{1} \mathrm{Y}_{0}=\mathbf{1 0}$. (Label all components inputs and outputs together with various signals)
c. Starting from address $\mathbf{0}$, fill in the following table to show the data stored in the first four memory locations in the ROM device.
(2 points)

| Binary Address | Binary Stored Data |
| :--- | :--- |
|  |  |
|  |  |
|  |  |
|  |  |

## Question 3.

(i) Using minimum number of states, show the state diagram of a circuit that counts the number of 1's in an input stream (not necessarily consecutive). The circuit has one input $X$ and one output Y. Y remains 0 until 4 ones are received on X , then Y becomes 1 and the circuit starts counting the number of 1 s in the input stream again and Y return to 0 . The asynchronous Reset input resets the circuit to an initial state where no 1 has been received yet. An example of an input sequence and the corresponding output sequence is shown below: ( 5 points)

(NOTE: You are only required to draw the state diagram Nothing MORE)
(ii) Show the Moore-Model state diagram of a sequential circuit that has two inputs $\mathrm{X}_{1}, \mathrm{X}_{2}$ and one output Z . The asynchronous Reset input resets the circuit to an initial state with $\mathrm{Z}=0$. If $\mathrm{X}_{1}=\mathrm{X}_{2}$ (i.e. $\mathrm{X}_{2} \mathrm{X}_{1}=00$ or 11 ), the circuit remains at the initial state. While in the initial state, if $\mathrm{X}_{2} \mathrm{X}_{1}$ become 01 , the circuit produces an output of 1 then goes back to the initial state. If $\mathrm{X}_{2} \mathrm{X}_{1}$ become 10, the circuit produces the output sequence $\{1,1\}$ then goes back to the initial state. If the inputs change while the circuit is producing an output sequence, these changes are ignored until the circuit goes back to the initial state. An example of an input sequence and the corresponding output sequence is shown below:
(5 points)

(NOTE: You are only required to draw the state diagram Nothing MORE)

## Question 4.

(i) Using minimum number of D-FFs and other needed components, show the design of a 3-bit register Q that has two control inputs: Load and Shift. The register has a 3-bit external input $\mathrm{I}_{2} \mathrm{I}_{1} \mathrm{I}_{0}$ and a serial input $\mathrm{S}_{\text {in }}$. The table below shows the functionality of the register. (4 points)

| Load | Shift | Action |
| :--- | :--- | :--- |
| 0 | 0 | No change in Q |
| 1 | X | Load parallel input (i.e. $\left.\mathrm{Q}_{2} \mathrm{Q}_{1} \mathrm{Q}_{0} \leftarrow \mathrm{I}_{2} \mathrm{I}_{1} \mathrm{I}_{0}\right)$ |
| 0 | 1 | Shift Q to the right with $\mathrm{S}_{\text {in }}$ inserted from the <br> left (i.e., most significant bit) |

(ii) Complete the following table by showing the content of register Q after each clock cycle:
(4 points)

|  | Clock \# | Load | Shift | $\mathrm{S}_{\text {in }}$ | $\mathrm{D}_{2} \mathrm{D}_{1}$ |  | $\mathrm{Q}_{2}$ | $\mathrm{Q}_{1}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 0 | 0 | $0 \quad 0$ | 0 | 0 | 0 | 0 |
|  | 2 | 1 | 0 | 0 | 10 | 1 | 0 | 0 | 0 |
| Inputs in a cycle affect the register in the next cycle | - 3 | 0 | 1 | 1 | 11 | 1 | 1 | 0 | 1 |
|  | 4 | 0 | 0 | 1 | 00 | 1 |  |  |  |
|  | 5 | 0 | 1 | 0 | $0 \quad 0$ | 0 |  |  |  |
|  | 6 | 1 | 1 | 0 | 10 | 0 |  |  |  |
|  | 7 | 0 | 0 | 1 | 11 | 0 |  |  |  |

## Question 5

In this question, you are to use only a 4-bit register and MSI parts, and minimum number of gates.
(i) Design a modulo- 16 counter that can increment by 3, i.e. $(0 \rightarrow 3 \rightarrow 6 \ldots 13 \rightarrow 0)$. ( $\mathbf{3}$ points)
(ii) Show how to modify the above counter such that it can count either up (by 3) or down (by 3) based on the value of an additional control input $\mathbf{U}$ (if $\mathbf{U}=1$ counting is up otherwise it is down)
(iii) Show how to modify the above counter to have synchronous clear, parallel load and count enable capabilities as follows:
(4 points)

| CLR CE LD |  |  | Operation |
| :---: | :---: | :---: | :--- |
| 1 | X | X | Counter is Cleared |
| 0 | 1 | X | Counting (Up or down depending on the value <br> of U) |
| 0 | 0 | 1 | Parallel Load of external input Data |
| 0 | 0 | 0 | No Change |

Note that you have the option to show the final design to implement all the requirements without showing a step-by-step design.

## Question 6

Write a Verilog module for modeling the behavior of the sequential circuit represented by the state diagram given below which has a single input X and a single output Z . Assume the state assignment: $\mathrm{S} 0=00, \mathrm{~S} 1=01$, and $\mathrm{S} 2=10$. Assume the availability of Synchronous Reset input that resets the machine to state $S 0$.


## Verilog Primitives

## Basic logic gates only

$\diamond$ and
$\stackrel{\wedge}{ }$ or
$\diamond$ not
$\diamond$ buf
ヶ xor
$\stackrel{\gamma}{ }$ nand
ヶ nor
$\diamond$ xnor
These gates are expandable: 1st node is $\mathrm{O} / \mathrm{P}$ node, followed by $1,2,3 \ldots$
number of input nodes

## Verilog Operators

| $\}$ | concatenation |  |
| :--- | :--- | :--- |
| + | $n^{*}$ | $l^{* *}$ |
| $\%$ | arithmetic |  |
| $\gg=$ | $\ll=$ | modulus |
| $!$ |  | logical NOT |
| $\& \&$ | logical AND |  |
| $\\|$ | logical OR |  |
| $==$ | logical equality |  |
| != | logical inequality |  |
| $===$ | case equality |  |
| !== | case inequality |  |
| $?:$ | conditional |  |


| $\sim$ | bit-wise NOT |
| :--- | :--- |
| $\&$ | bit-wise AND |
| $\mid$ | bit-wise OR |
| $\wedge$ | bit-wise XOR |
| $\wedge \sim \sim$ | bit-wise XNOR |
| $\&$ | reduction AND |
| $\mid$ | reduction OR |
| $\sim \&$ | reduction NAND |
| $\sim \mid$ | reduction NOR |
| $\wedge$ | reduction XOR |
| $\sim \wedge \wedge \sim$ | reduction XNOR |
| $\ll$ | shift left |
| $\gg$ | shift right |

