## **COE 202, Term 162**

## **Digital Logic Design**

## Assignment# 3

Due date: Thursday, April 27

Q.1. It is required to design a circuit that receives two 4-bit signed numbers in 2's complement representation A=A<sub>3</sub>A<sub>2</sub>A<sub>1</sub>A<sub>0</sub>, B=B<sub>3</sub>B<sub>2</sub>B<sub>1</sub>B<sub>0</sub> and produces a 6-bit output C= C<sub>5</sub>C<sub>4</sub>C<sub>3</sub>C<sub>2</sub>C<sub>1</sub>C<sub>0</sub>. The circuit implements the following functions based on the values of the two selection inputs: S1 and S0.

S1 S0	Function
0 0	C = A + B
0 1	C = A - B
1 0	C = 2A + 1
1 1	C = 2A - 1

- (i) Show the block diagram design of your circuit using MSI components like Adder, Multiplexor, as needed. Use only one adder in your solution.
- (ii) Model your design in Verilog by modeling each component separately i.e. adder, MUX, etc. and then instantiating these components to model your circuit.
- (iii) Write a Verilog test bench to test your design and verify its correctness by simulation. Show snapshots of your simulation to demonstrate its correctness. For each function, test at least 2 input combinations of your choice to demonstrate correct functionality.

This assignment can be solved based on a group of two students. Include snapshots of simulation output to illustrate the correctness of your circuit. Submit your solution as a word document along with the circuit in one zipped file.