## COE 202, Term 142

## Digital Logic Design

## Assignment\# 3

Due date: Thursday, April 16

Q.1. It is required to design a circuit that receives two 4-bit unsigned numbers $\mathbf{A}=\mathbf{A}_{\mathbf{3}} \mathbf{A}_{\mathbf{2}} \mathbf{A}_{\mathbf{1}} \mathbf{A}_{\mathbf{0}}$, $\mathbf{B}=\mathbf{B}_{3} \mathbf{B}_{2} \mathbf{B}_{1} \mathbf{B}_{0}$ and produces 6 -bit output $\mathbf{C}=\mathbf{C}_{5} \mathrm{C}_{4} \mathrm{C}_{3} \mathrm{C}_{2} \mathbf{C}_{1} \mathbf{C}_{0}$. The circuit implements the following functions based on the values of the three selection inputs: S1, S1 and S0.

| S2 S1 S0 | Function |
| :---: | :---: |
| 000 | $\mathrm{C}=\mathrm{A}+\mathrm{B}$ |
| 001 | $\mathrm{C}=\mathrm{A}-\mathrm{B}$ |
| 010 | $\mathrm{C}=\mathrm{A}+1$ |
| 011 | $\mathrm{C}=\mathrm{A}-1$ |
| 100 | $\mathrm{C}=2 \mathrm{~A}+\mathrm{B}$ |
| 101 | $\mathrm{C}=2 \mathrm{~A}-\mathrm{B}$ |
| 110 | $\mathrm{C}=\mathrm{A}+2 \mathrm{~B}$ |
| 111 | $\mathrm{C}=\mathrm{A}-2 \mathrm{~B}$ |

(i) Show the block diagram design of your circuit using MSI components like Adder, Multiplexor, as needed. Use only one adder in your solution.
(ii) Model your design in Verilog by modeling each component separately i.e. adder, MUX, etc. and then instantiating these components to model your circuit.
(iii) Write a Verilog test bench to test your design and verify its correctness by simulation. Show snapshots of your simulation to demonstrate its correctness. For each function, test at least 2 input combinations of your choice to demonstrate correct functionality.

This assignment can be solved based on a group of two students. Include snapshots of simulation output to illustrate the correctness of your circuit. Submit your solution as a word document along with the circuit in one zipped file.

