COE 202, Term 131

Digital Logic Design

Assignment# 2

Due date: Thursday Nov. 28

Q.1. It is required to design a circuit that receives a 4-bit number $A=A_3A_2A_1A_0$ and produces $\underline{7}$ -bit output $C=C_7C_6C_5C_4C_3C_2C_1C_0$. The circuit implements the following functions based on the values of the two selection inputs: S1 and S0.

S1 S0	Function
0 0	C = 2*A
0 1	C = 3*A
1 0	C = 4*A
1 1	C = 5*A

- (i) Show the block diagram design of your circuit using MSI components like Adder, Multiplexor, as needed.
- (ii) Model your design in logic works.
- (iii) Test your design and verify its correctness by simulation. Show snapshots of your simulation to demonstrate its correctness. For each function, test at least 2 input combinations of your choice to demonstrate correct functionality.

Include snapshots of simulation output to illustrate the correctness of your circuit. Submit your solution as a word document along with the circuits in one zipped file.