Name: KEY Id#


COE 205, Term 031

Computer Organization & Assembly Programming Ouiz# 6

Date: Sunday, Jan. 4, 2004

Q1. Consider the one-bus CPU organization shown below. Assume that the CPU has only three general registers, namely R0, R1, and R2. Furthermore, assume that the ALU can perform any of the following four functions based on the control signals f1, f2, f3, and f4, as shown below:

- (i) Write the minimum number of control steps required to **fetch** an instruction using this CPU. Assume that the memory is asynchronous and that each instruction occupies one memory location.
- (ii) Write the minimum number of control steps required to **execute** each of the following instructions:
 - (a) JE label ; if the zero flag is 1, then jump to label. Assume that Label is a short address.
 - (b) SUB J, 5 ; subtract the constant 5 from the content of memory variable J.
 - (c) XCHG R1, R2; exchange the content of register R1 and register R2;
 - (d) LOOP label; decrement the content of R0 and then branch conditionally to *label* if the zero flag equals to 0. The branch address is specified using relative addressing mode.
- (iii) Assuming that the instruction set of the CPU consists of only the four instructions mentioned above, determine the logic needed in the encoder of a hardwired control unit for the signal PC_{in} .



- (i) Ti PCout, MARin, Read, Yin
 Tz f3, Zin
 T3 Zout, PCin, WMFC
 T4 MDRout, IRin
- (ii) a. JE label

 T5 PCout, Vin, if (ZF=0) END

 T6 IRout, fl, Zin

 T7 Zout, PCin, END
 - b. SUB J,5

 T5 IRout, MARIN, Read, WMFC

 T6 MOROUT, Yin

 T7 IRout, f2, Zin

 T8 Zout, MORIN, Wrik, WMFC

 T9 END
 - C. XCHG RI, R2

 TS RIOUT, Tempin

 To R2 and Rlin

 To Tempout, R2 in, END

 Ty
 - d. Loop label

 To Ro, out, Yin

 To f4, Zin


 To Zout, Roin, if (2F=1) end

 To PCout, Yin

 To IRout, f1, Zin

 To Zout, Rin, end
- (iii) PCin = T3 + JE. T7 + Loop. Tio

Q2. It is required to design a data path to execute the following two types of instructions: MOV Rdst, Rsrc and ADD Rdst, Rsrc, where Rsrc and Rdst can be either R0, R1, R2, or R3. Show the data-path design and indicate all the signals needed to control it. Note that you only need to show the interconnection of the registers with the adder i.e., there is no need to show the PC, IR, MAR and MDR registers.



Note that the signals Rojont, Rlout, R2, out, and R3, out are derived from the signals Rsrc, out, Rdst, out and the conkent of IR. Similarly, Rdst, out and R0, in, R1, in, R2, in, and R3, in are the signals R0, in, R1, in, R2, in, and R3, in are derived from the signal Rdst, in and the content of IR.