COE 205, Term 091

Computer Organization & Assembly Programming

Quiz# 2

Date: Monday, Nov. 9, 2009

Q1. Fill the blank in each of the following:

- 1. The 8086 processor is a <u>16-bit</u> machine with an address bus of <u>20</u> bits and a data bus with <u>16</u> bits.
- 2. The Pentium 4 processor is a <u>32-bit</u> machine with an address bus of <u>36</u> bits and a data bus with <u>64</u> bits.
- 3. <u>Reduced Instruction Set Computers (RISC)</u> are based on having small and simple instruction set and have fixed width instructions.
- 4. <u>Complex Instruction Set Computers (CISC)</u> are based on having large and complex instruction set and have variable width instructions.
- 5. The IA-32 has <u>eight 32-bit</u> general purpose registers, <u>six 16-bit</u> segment registers, <u>Processor Status and Flags (EFLAGS) register</u> and <u>Instruction Pointer (EIP) register</u>.
- 6. Programmers can access the registers <u>EAX, EBX, ECX and EDX</u> either as 32-bit registers, or can access their 16-bit or 8-bit parts.
- 7. The overflow flag is set when signed arithmetic result is out of range.
- 8. The carry flag is set when <u>unsigned arithmetic result is out of range</u>.
- 9. The sign flag is set when <u>result is negative</u>.
- 10. The zero flag is set when <u>result is zero</u>.

- 11. The parity flag is set when <u>least-significant byte in result contains even number of 1s</u>.
- 12. The address of the instruction to be fetched is stored in a register called <u>the Instruction</u> <u>Pointer (EIP)</u>.
- 13. Given a 5-stage pipeline where each stage executes in one clock cycle, a clock cycle time of 1 ns (i.e. 10^{-9} sec), the time needed for executing 1 billion instructions without any pipeline stall is nearly <u>1 sec</u>.
- 14. Suppose that the memory addresses occupied so far is from 00000 to 020F1. The first available free segment is segment# 0210.
- 15. Assume that DS=12FF, CS=E6F0, ES=F135, SS=ABCD, IP=0016, and SI=526F. The physical address of the next instruction to be fetched from memory in real address mode is <u>E6F00+00016=E6F16</u>.
- 16. In real address mode, the starting physical address for segment number 20h is $\underline{00200}$ and the ending physical address is $\underline{00200+0FFF=101FF}$.
- 17. In protected mode, the logical address consists of <u>16-bit segment selector</u> and <u>32-bit offset</u>.
- 18. In protected mode, the segment unit translates logical address to linear address using <u>a</u> segment descriptor table and the paging unit translates linear address to physical address.