## COE 205, Term 091

## Computer Organization \& Assembly Programming

## Quiz\# 2

Date: Monday, Nov. 9, 2009

Q1. Fill the blank in each of the following:

1. The 8086 processor is a $\qquad$ bit machine with an address bus of $\qquad$ bits and a data bus with $\qquad$ bits.
2. The Pentium 4 processor is a $\qquad$ bit machine with an address bus of
$\qquad$ bits and a data bus with $\qquad$ bits.
3. $\qquad$ are based on having small and simple instruction set and have fixed width instructions.
4. $\qquad$ are based on having large and complex instruction set and have variable width instructions.
5. The IA-32 has $\qquad$ general purpose registers, $\qquad$ segment registers, $\qquad$ and $\qquad$ .
6. Programmers can access the registers $\qquad$ either as 32 -bit registers, or can access their 16 -bit and 8 -bit parts.
7. The overflow flag is set when $\qquad$ .
8. The carry flag is set when $\qquad$ .
9. The sign flag is set when $\qquad$ .
10. The zero flag is set when $\qquad$ .
11. The parity flag is set when $\qquad$ .
12. The address of the instruction to be fetched is stored in a register called
$\qquad$ .
13. Given a 5 -stage pipeline where each stage executes in one clock cycle, a clock cycle time of 1 ns (i.e. $10^{-9} \mathrm{sec}$ ), the time needed for executing 1 billion instructions without any pipeline stall is nearly $\qquad$ sec.
14. Suppose that the memory addresses occupied so far is from 00000 to 020F1. The first available free segment is segment\# $\qquad$ .
15. Assume that $\mathrm{DS}=12 \mathrm{FF}, \mathrm{CS}=\mathrm{E} 6 \mathrm{~F} 0, \mathrm{ES}=\mathrm{F} 135, \mathrm{SS}=\mathrm{ABCD}, \mathrm{IP}=0016$, and $\mathrm{SI}=526 \mathrm{~F}$. The physical address of the next instruction to be fetched from memory in real address mode is $\qquad$ .
16. In real address mode, the starting physical address for segment number 20 h is and the ending physical address is $\qquad$ .
17. In protected mode, the logical address consists of $\qquad$ and
$\qquad$ -.
18. In protected mode, the segment unit translates logical address to linear address using physical address. and the $\qquad$ unit translates linear address to
