

HW#5 SolutionQ1. Fetch Phase:

T₁ PC_{out}, MAR_{in}, Read, Clear Y, Cin=1, Add, Z_{in}

T₂ Z_{out}, PC_{in}, WMFC

T₃ MDR_{out}, IR_{in}; 1st part of the instruction

T₄ PC_{out}, MAR_{in}, Read, Clear Y, Cin=1, Add, Z_{in}

T₅ Z_{out}, PC_{in}, WMFC

T₆ MDR_{out}, IR_{in}; 2nd part of the instruction

(a) ADD R1, 10

T₇ R1_{out}, Y_{in}

T₈ IR_{out}, ADD, Z_{in}

T₉ Z_{out}, R1_{in}, END

(b) ADD R1, var1

T₇ IR_{out}, MAR_{in}, Read

T₈ R1_{out}, Y_{in}, WMFC

T₉ MDR_{out}, Add, Z_{in}

T₁₀ Z_{out}, R1_{in}, END

(c) Add [var1], R1

T₇ IRout, MARin, Read, WMFC
T₈ Rlout, Yin
T₉ MDRout, MARin, Read, WMFC
T₁₀ MDRout, Add, Zin
T₁₁ Zout, MDRin, write, WMFC
T₁₂ End

(d) JNZ label1

T₇ PCout, Yin, if ZF=1 END
T₈ IRout, Add, Zin
T₉ Zout, PCin, End

Q2 Memory access is synchronous

(c) Add [var1], R1

T₇ IRout, MARin, Read
T₈ Rlout, Yin
T₉
T₁₀ MDRout, MARin, Read
T₁₁
T₁₂ MDRout, Add, Zin
T₁₃ Zout, MDRin, write
T₁₅
T₁₆
T₁₇ END

Q.3 ADD R1, 10

- Two-bus organization?

Fetch	T1	PCout, ALU (C=B), MARin, Read
	T2	PCout, ALU (C=B+1), PCin, WMFC
	T3	MDRout, ALU (C=B), IRin ; 1st part
	T4	PCout, ALU (C=B), MARin, Read
	T5	PCout, ALU (C=B+1), PCin, WMFC
	T6	MDRout, ALU (C=B), IRin ; 2nd part
	T7	R1out, ALU (C=B), A1in
	T8	IRout, ALU (C=A+B), R1in, END

$$\% \text{ Speedup} = \frac{T_1\text{-bus} - T_2\text{-bus}}{T_2\text{-bus}} \times 100$$

$$= \frac{9\tau_1 - 8\tau_2}{8\tau_2} \times 100$$

$$\begin{aligned}\tau_1 &= \tau_{\text{tristate}} + \tau_{\text{bus}} + \tau_{\text{ALU}} + \tau_{\text{FF}} \\ &= 5\text{ns} + 5\text{ns} + 14\text{ns} + 6\text{ns} = 30\text{ns}\end{aligned}$$

$$\begin{aligned}\tau_2 &= \tau_{\text{tristate}} + \tau_{\text{bus}} + \tau_{\text{ALU}} + \tau_{\text{bus}} + \tau_{\text{FF}} \\ &= 5\text{ns} + 5\text{ns} + 14\text{ns} + 5\text{ns} + 6\text{ns} = 35\text{ns}\end{aligned}$$

$$\Rightarrow \% \text{ Speedup} = \frac{9 \times 30\text{ns} - 8 \times 35\text{ns}}{8 \times 35\text{ns}} \times 100 = -3.6\%$$

This means that for this instruction and propagation delay values given, the single-bus organization is faster.

- Three-bus organization:

Fetch {

- T₁ PCout, MARin, B, Read, ALU (C = B+1), PCin, WMFC
- T₂ MDRout, ALU (C = B), IRin; 1st part
- T₃ PCout, MARin, B, Read, ALU (C = B+1), PCin, WMFC
- T₄ MDRout, ALU (C = B), IRin; 2nd part
- T₅ Rlout, B, IRout, ALU (C = A+B), Rlin, END

$$\% \text{ speedup} = \frac{T_1 - \text{bus} - T_3 - \text{bus}}{T_3 - \text{bus}} \times 100$$

$$= \frac{9\gamma_1 - 5\gamma_3}{5\gamma_3} \times 100$$

$$\gamma_1 = 30 \text{ ns}$$

$$\gamma_3 = \gamma_{\text{tristate}} + \gamma_{\text{bus}} + \gamma_{\text{ALU}} + \gamma_{\text{bus}} + \gamma_{\text{FF}} = 35 \text{ ns}$$

$$\Rightarrow \% \text{ speedup} = \frac{9 \times 30 \text{ ns} - 5 \times 35 \text{ ns}}{5 \times 35 \text{ ns}} \times 100 = 54.3\%$$

Q4

(a)

$$\text{Add} = T_1 + T_4 + \text{Inst1} \cdot T_8 + \text{Inst2} \cdot T_9 \\ + \text{Inst3} \cdot T_{10} + \text{Inst4} \cdot T_8$$

$$\text{END} = \text{Inst4} \cdot T_9 + \text{Inst2} \cdot T_{10} + \text{Inst3} \cdot T_{12} \\ + \text{Inst4} (T_9 + T_7 \cdot ZF)$$

(b) Horizontal control word:

PCin, PCout, MARin, MDRout, IRin, IRout, Yin, Zin, Zout, Rlin, Rlout, Cn, Clear Y, Add, Read, Write, WMFC, END, MDRin