## KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT

## COE 205 Computer Organization & Assembly Language Term 043 Lecture Breakdown

	Date	Topics	Ref.	Lab
	S 2/7			Introduction,
				using MASM
1	S 2/7	Syllabus. <b>Introduction</b> . Computer System, CPU, Memory, CPU-Memory Interface, Data Bus, Address Bus, Control Bus. Memory Hierarchy: RAM, Cache.	Chapter1 (Organization) & Chapter 1 (Assembly)	
2	U 3/7	Registers. Machine Language, Assembly Language. Instruction Formats, Opcode, Operands. Stored Program Concept, <b>Fetch-Execute Cycle</b> , Instruction Pointer. Instruction Register.	Chapter1 (Organization) & Chapter 1 (Assembly)	
	M 4/7			Introduction, using MASM
3	M 4/7	Why assembly language programming. Data Typing in High Level and Assembly Language, Assembler, Linker, Debugger. Programmer's view of the computer, Instruction Set Architecture (ISA). i8086 processor characteristics, Control Unit & Datapath. Interfacing the CPU to memory & I/O. Types of Buses. One and Two-bus Architectures.	Chapter1 (Organization) & Chapter 1 (Assembly)	
4	T 5/7	Number representation: Binary, Octal, Hex. base conversion, fraction representation, unsigned and signed numbers. Sign-magnitude, 1's complement, 2's complement.	Appendix A & E (Assembly)	
5	W 6/7	Ranges of unsigned and signed number representation. Overflow detection for unsigned and signed numbers. <b>Character Representation</b> . ASCII Code. Even and Odd Parity.	Appendix A & E (Assembly)	
	S 9/7			Assembly Format &Data Representation
6	S 9/7	Assembly language syntax & Program Structure. Variable Declaration: DB,	Chapter 3 & Section 12.5	

		DW. (Quiz#1)	(Assembly)	
7	U 10/7	Variable Declaration: DW, DD. Offset	Chapter 3 &	
		and PTR operators. Constant declaration	Section 12.5	
		using EQU. DUP operator.	(Assembly)	
		Input/Output using INT 21H. Reading		
		character, displaying character,		
	) ( 11/7	displaying a string.		Input/Output
	M 11//	Insut/Outsut using DIT 2111 . Deading	Chanton 2 Pr	inpu/Output
8	M 11/7	haracter Displaying character	Section 12.5	
		Displaying a string Reading a string	(Assembly)	
		Loop Instruction.	(Proseniory)	
9	T 12/7	8086 registers. Memory Segmentation.	Chapter 3 & 5	
_		Logical & Physical Address. (Quiz#2)	(Assembly)	
	S 16/7			Segment. &
				Addressing
				Modes
10	S 16/7	8086 Addressing Modes: Immediate,	Chapter 3 & 5	
		Register, Direct, Register-Indirect, Based,	(Assembly)	
		Indexed, Based-Indexed.	Chapter 2 & 5	
11	U 17/7	Addressing Modes Status & Flags	(Assembly)	
		Register.	(risseniory)	
	M 18/7			Array indexing
	1 <b>VI</b> 10//			& Pentium
	11110/7			& Pentium Address. Modes
12	M 18/7 M 18/7	Basic Pentium Instructions: MOV,	Chapter 3 & 5	& Pentium Address. Modes
12	M 18/7	<b>Basic Pentium Instructions</b> : MOV, XCHG, LEA, MOVZX, MOVSX,	Chapter 3 & 5 & 6	& Pentium Address. Modes
12	M 18/7	Basic Pentium Instructions: MOV, XCHG, LEA, MOVZX, MOVSX, BSWAP, XLATB. (Quiz#3)	Chapter 3 & 5 & 6 (Assembly)	& Pentium Address. Modes
12	M 18/7 M 18/7 T 19/7	Basic Pentium Instructions: MOV, XCHG, LEA, MOVZX, MOVSX, BSWAP, XLATB. (Quiz#3) Basic Pentium Instructions: ADD, SUB,	Chapter 3 & 5 & 6 (Assembly) Chapter 3 & 5	& Pentium Address. Modes
12 13	M 18/7 M 18/7 T 19/7	Basic Pentium Instructions: MOV, XCHG, LEA, MOVZX, MOVSX, BSWAP, XLATB. (Quiz#3) Basic Pentium Instructions: ADD, SUB, INC, DEC, NEG, ADC, SBB, CMP.	Chapter 3 & 5 & 6 (Assembly) Chapter 3 & 5 & 6	& Pentium Address. Modes
12	M 18/7 M 18/7 T 19/7	Basic Pentium Instructions: MOV, XCHG, LEA, MOVZX, MOVSX, BSWAP, XLATB. (Quiz#3) Basic Pentium Instructions: ADD, SUB, INC, DEC, NEG, ADC, SBB, CMP. Introduction to flow control instructions.	Chapter 3 & 5 & 6 (Assembly) Chapter 3 & 5 & 6 (Assembly)	& Pentium Address. Modes
12	M 18/7 M 18/7 T 19/7 S 23/7	Basic Pentium Instructions: MOV, XCHG, LEA, MOVZX, MOVSX, BSWAP, XLATB. (Quiz#3)Basic Pentium Instructions: ADD, SUB, INC, DEC, NEG, ADC, SBB, CMP. Introduction to flow control instructions.	Chapter 3 & 5 & 6 (Assembly) Chapter 3 & 5 & 6 (Assembly)	Arithmetic
12	M 18/7 M 18/7 T 19/7 S 23/7	Basic Pentium Instructions: MOV, XCHG, LEA, MOVZX, MOVSX, BSWAP, XLATB. (Quiz#3)Basic Pentium Instructions: ADD, SUB, INC, DEC, NEG, ADC, SBB, CMP. Introduction to flow control instructions.Multiplication Instructions: MUL	Chapter 3 & 5 & 6 (Assembly) Chapter 3 & 5 & 6 (Assembly)	Arithmetic Instructions
12 13 14	M 18/7 M 18/7 T 19/7 S 23/7 S 23/7	Basic Pentium Instructions: MOV, XCHG, LEA, MOVZX, MOVSX, BSWAP, XLATB. (Quiz#3)Basic Pentium Instructions: ADD, SUB, INC, DEC, NEG, ADC, SBB, CMP. Introduction to flow control instructions.Multiplication Instructions: MUL, IMUL, Pentium IMUL instructions	Chapter 3 & 5 & 6 (Assembly) Chapter 3 & 5 & 6 (Assembly) Chapter 6 & 3 (Assembly)	Arithmetic Instructions
12 13 14	M 18/7 M 18/7 T 19/7 S 23/7 S 23/7	Basic Pentium Instructions: MOV, XCHG, LEA, MOVZX, MOVSX, BSWAP, XLATB. (Quiz#3)Basic Pentium Instructions: ADD, SUB, INC, DEC, NEG, ADC, SBB, CMP. Introduction to flow control instructions.Multiplication Instructions: MUL, IMUL. Pentium IMUL instructions.Division Instructions: DIV, IDIV. Sign	Chapter 3 & 5 & 6 (Assembly) Chapter 3 & 5 & 6 (Assembly) Chapter 6 & 3 (Assembly)	Arithmetic Instructions
12 13 14	M 18/7 M 18/7 T 19/7 S 23/7 S 23/7	Basic Pentium Instructions: MOV, XCHG, LEA, MOVZX, MOVSX, BSWAP, XLATB. (Quiz#3)Basic Pentium Instructions: ADD, SUB, INC, DEC, NEG, ADC, SBB, CMP. Introduction to flow control instructions.Multiplication Instructions: MUL, IMUL. Pentium IMUL instructions.Division Instructions: DIV, IDIV. Sign Extension Instructions: CBW, CWD,	Chapter 3 & 5 & 6 (Assembly) Chapter 3 & 5 & 6 (Assembly) Chapter 6 & 3 (Assembly)	Arithmetic Instructions
12 13 14	M 18/7 M 18/7 T 19/7 S 23/7 S 23/7	Basic Pentium Instructions: MOV, XCHG, LEA, MOVZX, MOVSX, BSWAP, XLATB. (Quiz#3)Basic Pentium Instructions: ADD, SUB, INC, DEC, NEG, ADC, SBB, CMP. Introduction to flow control instructions.Multiplication Instructions: MUL, IMUL. Pentium IMUL instructions.Division Instructions: DIV, IDIV. Sign Extension Instructions: CBW, CWD, CDQ, CWDE.	Chapter 3 & 5 & 6 (Assembly) Chapter 3 & 5 & 6 (Assembly) Chapter 6 & 3 (Assembly)	Arithmetic Instructions
12 13 14	M 18/7 M 18/7 T 19/7 S 23/7 S 23/7 U 24/7	Basic Pentium Instructions: MOV, XCHG, LEA, MOVZX, MOVSX, BSWAP, XLATB. (Quiz#3)Basic Pentium Instructions: ADD, SUB, INC, DEC, NEG, ADC, SBB, CMP. Introduction to flow control instructions.Multiplication Instructions: MUL, IMUL. Pentium IMUL instructions.Division Instructions: DIV, IDIV. Sign Extension Instructions: CBW, CWD, CDQ, CWDE.Applications of Multiplication & Division Instructions of Multiplication & Division Instructions	Chapter 3 & 5 & 6 (Assembly) Chapter 3 & 5 & 6 (Assembly) Chapter 6 & 3 (Assembly) Chapter 3 & 6	Arithmetic Instructions
12 13 14	M 18/7 M 18/7 T 19/7 S 23/7 S 23/7 U 24/7	Basic Pentium Instructions: MOV, XCHG, LEA, MOVZX, MOVSX, BSWAP, XLATB. (Quiz#3)Basic Pentium Instructions: ADD, SUB, INC, DEC, NEG, ADC, SBB, CMP. Introduction to flow control instructions.Multiplication Instructions: MUL, IMUL. Pentium IMUL instructions.Division Instructions: DIV, IDIV. Sign Extension Instructions: CBW, CWD, CDQ, CWDE.Applications of Multiplication & Division instruction. Logical Instructions:	Chapter 3 & 5 & 6 (Assembly) Chapter 3 & 5 & 6 (Assembly) Chapter 6 & 3 (Assembly) Chapter 3 & 6 & 8	Arithmetic Instructions
12 13 14 15	M 18/7 M 18/7 T 19/7 S 23/7 S 23/7 U 24/7	Basic Pentium Instructions: MOV, XCHG, LEA, MOVZX, MOVSX, BSWAP, XLATB. (Quiz#3)Basic Pentium Instructions: ADD, SUB, INC, DEC, NEG, ADC, SBB, CMP. Introduction to flow control instructions.Multiplication Instructions: MUL, IMUL. Pentium IMUL instructions.Division Instructions: DIV, IDIV. Sign Extension Instructions: CBW, CWD, CDQ, CWDE.Applications of Multiplication & Division instruction. Logical Instructions: NOT, AND, OR, XOR, Test. Applications of Ioria instructions	Chapter 3 & 5 & 6 (Assembly) Chapter 3 & 5 & 6 (Assembly) Chapter 6 & 3 (Assembly) Chapter 3 & 6 & 8 (Assembly)	Arithmetic Instructions
12 13 14	M 18/7 M 18/7 T 19/7 S 23/7 S 23/7 U 24/7	Basic Pentium Instructions: MOV, XCHG, LEA, MOVZX, MOVSX, BSWAP, XLATB. (Quiz#3)Basic Pentium Instructions: ADD, SUB, INC, DEC, NEG, ADC, SBB, CMP. Introduction to flow control instructions.Multiplication Instructions: MUL, IMUL. Pentium IMUL instructions.Division Instructions: DIV, IDIV. Sign Extension Instructions: CBW, CWD, CDQ, CWDE.Applications of Multiplication & Division instruction. Logical Instructions: NOT, AND, OR, XOR, Test. Applications of logic instructions.	Chapter 3 & 5 & 6 (Assembly) Chapter 3 & 5 & 6 (Assembly) Chapter 6 & 3 (Assembly) Chapter 3 & 6 & 8 (Assembly)	Arithmetic Instructions
12 13 14	M 18/7 M 18/7 T 19/7 S 23/7 S 23/7 U 24/7	Basic Pentium Instructions: MOV, XCHG, LEA, MOVZX, MOVSX, BSWAP, XLATB. (Quiz#3)Basic Pentium Instructions: ADD, SUB, INC, DEC, NEG, ADC, SBB, CMP. Introduction to flow control instructions.Multiplication Instructions: MUL, IMUL. Pentium IMUL instructions.Division Instructions: DIV, IDIV. Sign Extension Instructions: CBW, CWD, CDQ, CWDE.Applications of Multiplication & Division instruction. Logical Instructions: NOT, AND, OR, XOR, Test. Applications of logic instructions.	Chapter 3 & 5 & 6 (Assembly) Chapter 3 & 5 & 6 (Assembly) Chapter 6 & 3 (Assembly) Chapter 3 & 6 & 8 (Assembly)	Arithmetic Instructions
12 13 14	M 18/7 M 18/7 T 19/7 S 23/7 S 23/7 U 24/7 U 24/7 M 25/7	Basic Pentium Instructions: MOV, XCHG, LEA, MOVZX, MOVSX, BSWAP, XLATB. (Quiz#3)Basic Pentium Instructions: ADD, SUB, INC, DEC, NEG, ADC, SBB, CMP. Introduction to flow control instructions.Multiplication Instructions: MUL, IMUL. Pentium IMUL instructions.Division Instructions: DIV, IDIV. Sign Extension Instructions: CBW, CWD, CDQ, CWDE.Applications of Multiplication & Division instruction. Logical Instructions: NOT, AND, OR, XOR, Test. Applications of logic instructions.	Chapter 3 & 5 & 6 (Assembly) Chapter 3 & 5 & 6 (Assembly) Chapter 6 & 3 (Assembly) Chapter 3 & 6 & 8 (Assembly)	Arithmetic Instructions Logical & Bitwise

16	M 25/7	Shift Instructions: SHL, SAL, SHR, SAR. Applications of using shift instructions in performing multiplication. Applications of using shift instructions in performing division. SHLD, SHRD.	Chapter 3 & 6 & 8 (Assembly)	
17	T 26/7	RCR. Applications of rotate instructions. (Quiz#4)	(Assembly)	
	S 30/7			Flow Control Instructions
18	S 30/7	Flow Control Instructions: Unconditional JMP. Types of jump target: Short, Near, Far. Conditional Jump instructions: Signed and Unsigned. Single-flag jump instructions. Loop Instructions: Loop, Loope/Loopz, Loopne/Loopnz. High-Level Decision Control Structures: IF-Then-Else, For Loop, Case.	Chapter 7 & 4 (Assembly)	
19	U 31/7	Case, While Loop, Repeat Until. Indirect Jump Example. <b>The Stack</b> : PUSH and POP instructions, PUSHA, POPA, PUSHAD, POPAD, PUSHF, POPF, PUSHFD, POPFD. <b>Introduction to</b> <b>Procedures</b> : CALL and RET.	Chapter 7 & 4 (Assembly)	
	M 1/8			Procedures & Macros
20	M 1/8	Procedure Definition, Near and Far Procedures, RET n instruction. Passing Parameters to Procedures. Examples of Procedures. (Quiz#5)	Chapter 7 & 4 (Assembly)	
21	T 2/8	Introduction to Macros. Macro Definition & Expansion. Pseudo parameters in macros. Macros versus procedures. Macro Library. Examples of Macros. REP and IRP macros. Conditional assembly. List Control Directives.	Chapter 10 (Assembly)	
	S 6/8			String Instructions
22	S 6/8	String Instructions: MOVS, MOVSB, MOVSW, MOVSD. REP Prefix. CMPS, CMPSB, CMPSW, CMPSD, SCAS, SCASB, SCASW, SCASD, LODS, LODSB, LODSW, LODSD, STOS, STOSB, STOSW, STOSD, REPE, REPNE. Applications of string instructions.	Chapter 9 (Assembly)	

23	U 7/8	<b>Input/Output</b> : IN and OUT instructions, Direct and Indirect I/O. <b>Introduction to</b> <b>Interrupts</b> . Difference between interrupts and procedures. Types of Interrupts: Hardware. Software,	Chapter 12 (Assembly)	
		Exceptions. Maskable and non-maskable Interrupts, Interrupt Flag. (Quiz#6)		
	M 8/8			Interrupts
24	M 8/8	IVT, Interrupt Processing, Bios and DOS interrupts. <b>CPU Design</b> : Control unit and Data Path. Register Transfer. <b>Data-Path Design</b> . Connecting Registers using Muxs. Connecting Registers using a tri-state bus. Examples of register transfer: MOV, XCHG, ADD.	Chapter 12 (Assembly) Chapter 2 & 4 (Organization)	
25	T 9/8	Register Transfer Timing: Estimating Minimum Clock Period. <b>Single-Bus CPU</b> <b>Data path design</b> . Single-Bus CPU design: Fetch Control Sequence, Synchronous vs. Asynchronous Memory Transfer, Execution Control Sequence for MOV, ADD, XCHG, INC, ADD with register indirect addressing mode,	Chapter 2 & 4 (Organization)	
		unconditional Jump.		
	S 13/8	unconditional Jump.		Video Memory
26	S 13/8 S 13/8	unconditional Jump. Execution Control Sequence for conditional Jump, CMP, and LOOP. Performance Considerations. <b>Two-Bus</b> <b>CPU</b> : Fetch Control Sequence, Execution Control Sequence for ADD with register indirect addressing mode, unconditional and conditional Jump. <b>Three-Bus CPU</b> : Fetch Control Sequence, Execution Control Sequence for ADD, unconditional and conditional Jump Instructions.	Chapter 2 & 4 (Organization)	Video Memory
26	S 13/8 S 13/8 U 14/8	unconditional Jump. Execution Control Sequence for conditional Jump, CMP, and LOOP. Performance Considerations. <b>Two-Bus</b> <b>CPU</b> : Fetch Control Sequence, Execution Control Sequence for ADD with register indirect addressing mode, unconditional and conditional Jump. <b>Three-Bus CPU</b> : Fetch Control Sequence, Execution Control Sequence for ADD, unconditional and conditional Jump Instructions. <b>Control Unit Design: Hardwired</b> <b>Control Unit</b> , General Hardwired Control Unit Organization, Generation of Control Signals. Solution of Exam II.	Chapter 2 & 4 (Organization) Chapter 4 (Organization)	Video Memory
26	S 13/8 S 13/8 U 14/8 M 15/8	unconditional Jump. Execution Control Sequence for conditional Jump, CMP, and LOOP. Performance Considerations. <b>Two-Bus</b> <b>CPU</b> : Fetch Control Sequence, Execution Control Sequence for ADD with register indirect addressing mode, unconditional and conditional Jump. <b>Three-Bus CPU</b> : Fetch Control Sequence, Execution Control Sequence for ADD, unconditional and conditional Jump Instructions. <b>Control Unit Design: Hardwired</b> <b>Control Unit</b> , General Hardwired Control Unit Organization, Generation of Control Signals. Solution of Exam II.	Chapter 2 & 4 (Organization) Chapter 4 (Organization)	Video Memory
26 27 28	S 13/8 S 13/8 U 14/8 M 15/8 M 15/8	<ul> <li>unconditional Jump.</li> <li>Execution Control Sequence for conditional Jump, CMP, and LOOP.</li> <li>Performance Considerations. <b>Two-Bus</b></li> <li><b>CPU</b>: Fetch Control Sequence, Execution Control Sequence for ADD with register indirect addressing mode, unconditional and conditional Jump. <b>Three-Bus CPU</b>: Fetch Control Sequence, Execution Control Sequence for ADD, unconditional and conditional Jump Instructions.</li> <li><b>Control Unit Design: Hardwired</b></li> <li><b>Control Unit</b>, General Hardwired</li> <li>Control Unit Organization, Generation of Control Signals. Solution of Exam II.</li> <li>Deriving Rout &amp; Rin Signals. CPU- Memory Interface Circuit.</li> </ul>	Chapter 2 & 4 (Organization) Chapter 4 (Organization) Chapter 4 (Organization)	Video Memory

		Organization of Microprogrammed Control Unit, Micro Program Counter, Micro Instruction Register. Sequencer, Branching Address. Horizontal, Vertical and Field-encoded control store.		
	S 20/8			Serial Port
30	S 20/8	Vertical control store. Microroutine for Add instruction with 8 addressing modes. Wide branch addressing and Multiway	Chapter 2 & 4 (Organization)	
		branching. Bit Oring. Comparison of		
		Hardwired vs. Microprogrammed control unit.		
31	U 21/8	Simple CPU Design Example. Review.		
32	M 22/8	No Class.		