# **COMPUTER ENGINEERING DEPARTMENT**

# **COE 205**

### **COMPUTER ORGANIZATION & ASSEMBLY PROGRAMMING**

## **Final Exam**

#### Second Semester (082)

Time: 7:00 -9:30 PM

Student Name : \_KEY\_\_\_\_\_

Student ID. :

Question	Max Points	Score
Q1	18	
Q2	10	
Q3	72	
Total	100	

Dr. Aiman El-Maleh

- (Q1) Fill the blank in each of the following:
  - (1) Interrupts can be initiated by by <u>both software and hardware</u> while procedures can be initiated by <u>software</u>.
  - (2) Interrupts are identified by <u>numbers</u>.
  - (3) Interrupt types include <u>software interrupts</u>, <u>hardware interrupts</u>, <u>processor</u> <u>interrupts or exceptions</u>.
  - (4) Exceptions can be classidfied into <u>faults</u>, <u>traps</u>, <u>aborts</u>.
  - (5) There are 256 different interrupts.
  - (6) Interrupt flag controls whether maskable interrupts are delayed or not.
  - (7) In real mode, the address of the interrupt service routine of interrupt 21h is obatined from offset <u>4\*21h=84h</u> within <u>interrupt descriptor table (IDT)</u>.
  - (8) In protected mode, when an interrupt occurs, the following actions are taken by the CPU:
    - Push EFLAGS register onto the stack,
    - Clear interrupt and trap flags to disable further interrupts
    - Push CS register onto the stack,
    - Push EIP register onto the stack,
    - Load CS register with 16-bit at memory address from IDT
    - Load EIP register with 32-bit from IDT
  - (9) When the IRET instruction is executed in protected mode, the CPU performs the following steps:
    - Pop 32-bit from the top of the stack into the EIP register,
    - Pop 16-bit from the top of the stack into the CS register,
    - Pop 32-bit from the top of the stack into the EFLAGS register.

(Q2) Given the CPU-Memory interface circuit shown below, complete the given timing diagram assuming the following given control sequnce as shown below:

# T4 R1out, MARin, READ, WMFCT5 MDRout, R2in

Note that the control unit is assumed to be rising-edge triggered.



#### [72 Points]

(Q3) It is required to design an 8-bit CPU the has four 8-bit registers, namely R0, R1, R2, and R3. Assume that the data bus and address bus are 8-bits. The CPU has 8-bit instructions with the following foramt:

4 bits	2 bits	2 bits
OPCODE	Rdst	Rsrc

The CPU has the following set of instructions:

Instruction	Register Transfer	Impact on ZF		
MOV Rdst, Rsrc	Rdst ← Rsrc	Unchanged		
XCHG Rdst, Rsrc	Rdst $\leftarrow$ Rsrc; Rsrc $\leftarrow$ Rdst	Unchanged		
ADD Rdst, Rsrc	$Rdst \leftarrow Rdst + Rsrc$	Changed		
SUB Rdst, Rsrc	Rdst ← Rdst – Rsrc	Changed		
INC Rdst	$Rdst \leftarrow Rdst + 1$	Changed		
DEC Rdst	$Rdst \leftarrow Rdst - 1$	Changed		
SHL Rdst, Rsrc	$Rdst \leftarrow Rdst \ll Rsrc$	Changed		
SHR Rdst, Rsrc	$Rdst \leftarrow Rdst >> Rsrc$	Changed		
JMP Rdst	$IP \leftarrow Rdst$	Unchanged		
JZ Rdst	If (ZF=1) IP $\leftarrow$ Rdst	Unchanged		
JNZ Rdst	If (ZF=0) IP $\leftarrow$ Rdst	Unchanged		
LOOP Rdst, Rsrc	Rsrc $\leftarrow$ Rsrc-1; If (Rsrc $\neq$ 0) IP $\leftarrow$ Rdst	Changed		

- (i) Design a **three-bus data path** for this CPU. Clearly illustrate all design details and all the required control signals. Assume that the CPU has only a Zero Flag (ZF) affected by the executed instructions as indicated in the above table. Assume that you can only use the following combinational logic blocks in addition to basic gates like AND, OR, INV, XOR, MUX and Tri-state Buffers:
  - An 8-bit **Adder** that has the inputs A[7:0], B[7:0] and Cin, and produces the Sum in C[7:0] and Cout.
  - An 8-bit **Shifter** that has the inputs A[7:0] for specifying the input to be shifted, B[2:0] to specify the amount of shift to be performed and ShiftDir to determine whether to shift left (ShiftDir=0) or shift right (ShiftDir=1). The shifted operand is produced on the output C[7:0].

Design the data path to minimize the number of clock cycles needed for the execution of the specified instructions. Show the impact on the ZF in your design.

- (ii) Write the minimum number of control steps required for fetching an instruction from memory for this CPU, assuming asynchronous memory transfer.
- (iii) Write the minimum number of control steps required for the execution of each of the following instructions:
  - a. XCHG Rdst, Rsrc
  - b. SUB Rdst, Rsrc

- c. INC Rdst
- d. SHR Rdst, Rsrc
- e. JNZ Rdst
- f. LOOP Rdst, Rsrc
- (iv) Determine the **maximum speed** at which your CPU design will work given the following delay parameters:

Name	Parameter	Delay
Tri-state buffer delay	T <sub>buff</sub>	50 ps
INV delay	T <sub>inv</sub>	40 ps
AND delay	T <sub>and</sub>	100 ps
OR delay	T <sub>or</sub>	100 ps
MUX delay	T <sub>mux</sub>	150 ps
XOR delay	T <sub>xor</sub>	150 ps
Bus propagation time	t <sub>bp</sub>	400 ps
ADDER delay	t <sub>ALU</sub>	500 ps
Shifter delay	t <sub>shifter</sub>	300 ps
Flip-flop propagation time	t <sub>ff</sub>	150 ps
Flip-flop setup time	t <sub>su</sub>	100 ps
Flip-flop hold time	t <sub>h</sub>	50 ps

- (v) Show the <u>block diagram</u> of the **hardwired control unit** organization for this CPU indicating all the necessary components and signals. Clearly <u>indicate the size</u> of the various components. Derive the equations for the END signal and all the signals that control register R1.
- (vi) Show the <u>block diagram</u> of the microprogrammed control unit organization for this CPU indicating all the necessary components and signals. Clearly <u>indicate the size</u> of the various components. Show the <u>format</u> and <u>size</u> of the control word. Show the microroutine of the JNZ instruction (show only the bits set to 1). Assume that the fetch microroutine is at address 0 and the address of JNZ microroutine is at address E. What is the <u>size of the control store</u> needed?



a. XCNG Rost, Rsrc

- T3 Rostout, A, Tempin, Rercont, B, SI, Adderont, Rolstin Ty Tempout, SI, Adderont, Rercin, End
- b. SUB Rost, RSrc T3 Rodstout, B, RSrcout, A, So, Cin, Adderout, Rodstin, End, Zfin
- C. INC Rost T3 Rostout, B, SI, Cin, Adderout, Rostin, End, ZFin

- T3 Rostout, A, RSTCout, B, Shift Dir, Shofterout, Rdst, in, ZFin, End
- e, JNZ Rost
  - TS Rostout, B, SI, Adderout, if (ZF=0) Then IPin, End
- f. Loop Rost, Rorc

Ty Rostow, B, SI, Adderout, if (ZF=0) Then IPin, End

(iv) The pulse width needs to be 
$$\geq \frac{1}{1000} + \frac{1}{10$$

Hardwired Control Unit Design:



Microprogrammed Control Unit: (vi) Number of control signals in the design is 23. So, we need 23 bits, one bit for each control signal . Next, we determine the number of control words that we need to have in the control store as Follows: Fetch: 2 CWS MOV : I CW XCHG: 2 CWS Add ; 2 CWS sub: 2 cuis DEC : 1 CW l cw l cw SHL ; SHR ; JMP : lew ( • <sup>-</sup> -JNZ : 2 cm JZ : 2 ~~ 3 cuis Loop: 21 cm's Total

Thus, we need 5 bits for the microprogram counter and microbranch address.

cw Format :

MSI, MSO, UBr, BrZ, BrNZ, 23 bits for the control signals, 5 bits for uBranch address => 5+23+5 = 33 bits Thus, the size of the control store is 21 × 33 bits.



MRontine	for	JNZ	, ,							
Address	MCI		cw	K12	Ben 12	2 Rdch 1 8	3 0	untrol s Addera	Л. т.е.	5 bils
E	1	1	0	1	0	D D	Ø	0	0	n donse O
F	۱	١	١	0	0	١	¥	1	١	0