## COMPUTER ENGINEERING DEPARTMENT

COE 205

## COMPUTER ORGANIZATION \& ASSEMBLY PROGRAMMING

## Final Exam

First Semester (071)
Time: 7:00-9:30 PM

Student Name : $\qquad$ KEY

Student ID. : $\qquad$

| Question | Max Points | Score |
| :---: | :---: | :---: |
| Q1 | 12 |  |
| Q2 | 28 |  |
| Q3 | 40 |  |
| Q4 | 20 |  |
| Total | $\mathbf{1 0 0}$ |  |

(Q1) A typical PC system today has: 3 GHZ Pentium IV Processor, 256-1024 Mbytes main memory, 512-1024 Kbytes cache memory, hard disk with 10 ms average access time and 10 Mbytes/sec transfer rate, and a CD-ROM drive. The Pentium IV processor is a 32-bit processor, has a 36 -bit address bus, and a 64 -bit data bus. Assume that the main memory is asynchronous and that it is byte-addressable.
(i) Determine the maximum size of main memory that can be accessed by the Pentium IV processor. Give your answer in Mbytes or Gbytes.

$$
\begin{aligned}
& \text { Address bus }=36 \text { bits } \\
& \Rightarrow \text { maximum size of accessed memory is } \\
& 2^{36}=64 \text { Byte }
\end{aligned}
$$

(ii) What is the maximum number of bytes that can be transferred between the Pentium IV CPU and memory in a read or write cycle.

$$
\begin{aligned}
& 8 \text { bytes since the data bus size is } 64 \\
& \text { bits. }
\end{aligned}
$$

(iii) Given the CPU-Memory interface circuit shown below, complete the given timing diagram assuming the following fetch control sequence as shown below:

T1 PCout, MARin, Read, INC, Kin
T2 Rout, PCin, WMFC
T3 MDRout, ERin


Page 3 of 13

(Q2) It is required to design a data path that has four 8-bit registers, namely R0, R1, R2, and R3. The data path should be able to do the following:

- Move the content of any register to any other register.
- Exhange the content of any two registers.
- Add the contents of any two registers and store the result in a destination register.
- Subtract the contents of any two registers and store the result in a destination register.
- Increment the content of a register by 1.
- Decrement the content of a register by 1.
- SHL (Shift left), SHR (Shift Right) or SAR (Shift Arithmetic Right) the content of a register by $\mathbf{1}$ bit and store the result in the resgister itself.
(i) Show the data path logic design using a single tri-state bus. Clearly illustrate all the design details and all the required control signals. Show clearly how each of these operations will be performed by the datapath. Assume that you can only use the following type of cobinational logic blocks: Adder, Inverter, AND, OR, XOR, Multiplxor, Tri-state buffer. The adder can only do addition of its two inputs and a Carry-in signal. Note that you do not need to include the PC, IR, MAR, and MDR registers. Design the data path to minimize the number of clock cycles needed for the execution of the specified instructions.

(ii) Show the timing diagram for the execution control sequence of the operation SUB R1, R2; R1<R1-R2. Show all the signals needed.

(iii) Show the timing diagram for the execution control sequence of the operation XCHG R1, R2; R1 $\leftarrow \mathbf{R} 2, \mathbf{R} 2 \leftarrow \mathbf{R} 1$. Show all the signals needed.

(iv) Show the timing diagram for the execution control sequence of the operation SAR R1; Shift Arithmetic Right R1 by 1 bit. Show all the signals needed.

(v) Show the timing diagram for the execution control sequence of the operation DEC R1; R1 $\leftarrow$ R1-1. Show all the signals needed.

(Q3) Assume that a CPU has 16 instructions with an opcode of 4 bits, seven 16-bit general purpose registers namely AX, BX, CX, DX, SI, DI and SP, a 16-bit data bus, and a 16 -bit address bus. Assume that all the instructions are 16-bit. The CPU has an Arithmetic and Logic Unit (ALU) with inputs A and B and output C, that can perform any of the following functions shown below based on the three selection lines AS2, AS1, and AS0:

| AS2 AS1 AS0 | Operation |
| :---: | :---: |
| 000 | $\mathrm{C}=\mathrm{A}+\mathrm{B}$ |
| 001 | $\mathrm{C}=\mathrm{A}-\mathrm{B}$ |
| 010 | $\mathrm{C}=\mathrm{A}+1$ |
| 011 | $\mathrm{C}=\mathrm{A}-1$ |
| 100 | $\mathrm{C}=\mathrm{B}$ |
| 101 | $\mathrm{C}=\mathrm{A}+2$ |
| 110 | $\mathrm{C}=\mathrm{A}-2$ |
| 111 | $\mathrm{C}=\mathrm{NOT} \mathrm{A}$ |

The CPU has also a Shift Unit that can perform shifting as shown below based on the two selection lines SS1 and SS0:

| SS1 SS0 | Operation |
| :---: | :---: |
| 00 | No shift |
| 01 | $\mathrm{~W}=$ Shift logic right(X) by M bits |
| 10 | $\mathrm{~W}=$ Shift logic left(X) by M bits |
| 11 | $\mathrm{~W}=$ Shift arithmetic right(X) by M bits |

Assume that the IR, PC, MAR, and MDR registers are also 16-bit regiters. Also assume that the instructions for this processor follow the syntax and semantics and addressing modes of the 8086 processor. Also assume that registers play the same role as assumed in the 8086 processor.

Assume that the data path of this processor is implemented using a three-bus architecture as shown in the next page.
(i) Determine the maximum speed at which this design will work given the following delay parameters:

| Name | Parameter | Delay |
| :--- | :--- | :--- |
| Tri-state buffer propagation time | $\mathrm{t}_{\mathrm{g}}$ | 150 ps |
| Bus propagation time (assumed) | $\mathrm{t}_{\mathrm{bp}}$ | 500 ps |
| ALU delay | $\mathrm{t}_{\mathrm{ALU}}$ | 400 ps |
| Shifter delay | $\mathrm{t}_{\text {shifter }}$ | 200 ps |
| Flip-flop propagation time | $\mathrm{t}_{\mathrm{ff}}$ | 440 ps |
| Flip-flop setup time | $\mathrm{t}_{\mathrm{su}}$ | 146 ps |
| Flip-flop hold time | $\mathrm{t}_{\mathrm{h}}$ | 104 ps |

The clock period should be greater than the longest delay in the datapath

$$
\begin{aligned}
& \text { the longest delay } \\
& \Rightarrow \tau \geqslant t g+2 t_{\text {bp }}+t_{\text {ALL }}+t_{\text {SU }}+t_{f f}
\end{aligned}
$$

$$
=2136 \mathrm{ps}
$$

$$
\Rightarrow F=\frac{1}{T} \leq \frac{1}{2136 \mathrm{ps}}=468 \mathrm{MHZ}
$$


(ii) Write the minimum number of control steps required for fetching an instruction from memory.

$$
\begin{aligned}
& \text { TI } P C_{\text {out }}, M A R_{\text {in, } A, ~} \text {, } A S 2, \text { So } A L U(C=A+2) \\
& \text { ALVout, } P C \text { in, Read, WMFC } \\
& T_{2} M D R_{\text {out, }} B, A S 2 \text { BLU }(C=B) \text {, } A L U \text { out, } \\
& \text { I R in }
\end{aligned}
$$

(iii) Write the minimum number of control steps required for the execution of each of the following instructions:
a. SUB AX, 10 ; (Subtract the constant 10 from the content of register AX).

$$
\begin{aligned}
& \text { T3 AXout, A, IRout, AGo } A L U C C=A-B) \text {, } \\
& \text { ALUout, AXon, End }
\end{aligned}
$$

b. MOV AX, [BX] ; (Move the content of the memory operand pointed by register $B X$ into register $A X)$.

$$
\begin{aligned}
& \text { Th } B X_{\text {out, } A, ~ M A R r_{n}, A, \text { Read, wMFC }}^{\text {Ty }} \text { MDRout, } B, A S 2 \text { ALU(C=B), ALUout, } \\
& \text { AXis, End }
\end{aligned}
$$

c. INC ARRAY ; (Increment the content of the memory operand ARRAY).

$$
\begin{aligned}
& \text { Ts } \text { IRons, AS2 ALV }(C=B) \text {, ALVout, } \\
& \text { MARin, }, ~ R e a d, ~ W M F C ~ \\
& \text { Tu } \text { MDRout, A, ASL ALUCC=A+1), ALUout, } \\
& M D R M, \\
& \text { T5 write, WMFC } \\
& \text { To End }
\end{aligned}
$$

d. PUSH AX
; (Push the content of register AX on the stack).

$$
\begin{aligned}
& \text { T3 SPout,A, AS2,ASL ALU }(C=A-2) \text {, } \\
& \text { ALVout, SPin, MARin ,C } \\
& \text { T4 AXoutB, AS2 ALU }(C=B) \text {, ALVout, } \\
& \text { MDRM, write, WMFC } \\
& \text { T5 End }
\end{aligned}
$$

e. MOVSB ; (move a byte from the memory address pointed by SI into the memory address pointed by DI and increment both SI and DI by 1 ).
T3 Stout, $A, M A R$ in, $A$, ASI $A L U(C=A+1)$,
ALVout, SIAn, Read, wMFC
T4 Dtout, $A$, $M A R_{m, A}, A S I A L \cup(C=A+1)$,
DIan, ALVout
Ts write, wMFC
Tr End
f. JE label ; (Jump to the address label if the zero flag is 1 ).

Th IR out, $P$ Cont, $A L \cup(C=A+B)$, ALeut if $(Z F=1) \mathrm{PCin}$, End
g. SAR SI, 5 ; Shift arithmetic right register SI by 5 bit.

(iv) Based on the fetch and execution control sequence of the seven instructions given in this question, show the logic equation required for generating the signal PCin.

$$
P C_{\text {in }}=T_{1}+J E \cdot Z F \cdot T_{3}
$$

(Q4) Using the CPU described in the previous question and the given data path, it is required to implement the control unit for this CPU using both hardwired and microprogrammed approach. Assume that the number of signals that have to be generated by the control unit to control the data path and the memory interface circuit for this CPU is 40 signals.
(i) Assume that the maximum number of control steps required for the fetch and execution of any of the 16 instructions is $\mathbf{8}$ control steps. Show the block diagram of the hardwired control unit organization for this CPU indicating all the necessary components and signals. Clearly indicate the size of the various components.

(ii) Assume that the control unit for this CPU is to be implemented using a microprogrammed approach and that the number of different control words to be stored in the control store for all the microroutines is $\mathbf{6 0}$ CNs. Also, assume that the microprogrammed control unit design should support unconditional branch (UBR), branch on zero (BRZ), brabch on negative (BRN), branch on carry (BRO).
a. Show the format and size of the control word using horizontal control store. What is the size of the control store needed?

Since the number of control words $=65$, the $\mu$ Branch address $=6$ bits
cw Format:
MSI, MSo, UBR, $B R Z, B R N, B R C, t_{0}$ bits for the control signals, 6 bits for mbranch address $=52$ bits.
size of control store $=60 \times 52$ bits
b. Show the block diagram of the microprogrammed control unit organization for this CPU indicating all the necessary components and signals. Clearly indicate the size of the various components.


