Main Memory

Chapter 8
Chapter Outline

- Background
- Contiguous Memory Allocation
- Paging
- Structure of the Page Table
- Segmentation
Objectives

- To provide a detailed description of various ways of organizing memory hardware
- To discuss various memory-management techniques, including paging and segmentation
- Background

- Program must be brought (from disk) into memory and placed within a process for it to be run.

- Main memory and registers are only storage CPU can access directly.

- Register access in one CPU clock (or less).

- Main memory can take many cycles.

- **Cache** sits between main memory and CPU registers.

- Protection of memory required to ensure correct operation.
-- Binding of Instructions and Data to Memory

- Address binding of instructions and data to memory addresses can happen at three different stages
  - **Compile time**: If memory location known a priori, **absolute code** can be generated; must recompile code if starting location changes
  - **Load time**: Must generate **relocatable code** if memory location is not known at compile time
  - **Execution time**: Binding delayed until run time if the process can be moved during its execution from one memory segment to another. Need hardware support for address maps (e.g., base and limit registers)
Multi-step Processing of a User Program
-- Logical vs. Physical Address Space

The concept of a logical address space that is bound to a separate **physical address space** is central to proper memory management.

- **Logical address** – generated by the CPU; also referred to as **virtual address**

- **Physical address** – address seen by the memory unit
-- Memory-Management Unit (MMU)

- Hardware device that maps virtual to physical address

- In MMU scheme, the value in the relocation register is added to every address generated by a user process at the time it is sent to memory

- The user program deals with *logical* addresses; it never sees the *real* physical addresses
-- Dynamic relocation using a relocation register

```
<table>
<thead>
<tr>
<th>CPU</th>
<th>346</th>
<th>MMU</th>
<th>14000</th>
<th>+</th>
<th>14346</th>
<th>memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>logical address</td>
<td>relocation register</td>
<td>physical address</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```
- Contiguous Allocation …

- Main memory usually into two partitions:
  - Resident operating system, usually held in low memory with interrupt vector
  - User processes then held in high memory

- Relocation registers used to protect user processes from each other, and from changing operating-system code and data
  - Base register contains value of smallest physical address
  - Limit register contains range of logical addresses – each logical address must be less than the limit register
  - MMU maps logical address *dynamically*
-- Base and Limit Registers

- A pair of **base** and **limit** registers define the logical address space
HW address protection with base and limit registers
- Contiguous Allocation

- Multiple-partition allocation
  - Hole – block of available memory; holes of various size are scattered throughout memory
  - When a process arrives, it is allocated memory from a hole large enough to accommodate it
  - Operating system maintains information about:
    a) allocated partitions
    b) free partitions (hole)

OS
---
process 5
process 8
process 2

OS
---
process 5

OS
---
process 5
process 9

OS
---
process 5
process 9
process 10
Dynamic Storage-Allocation Problem

How to satisfy a request of size $n$ from a list of free holes

- **First-fit**: Allocate the *first* hole that is big enough

- **Best-fit**: Allocate the *smallest* hole that is big enough; must search entire list, unless ordered by size
  - Produces the smallest leftover hole

- **Worst-fit**: Allocate the *largest* hole; must also search entire list
  - Produces the largest leftover hole

First-fit and best-fit better than worst-fit in terms of speed and storage utilization
-- Fragmentation

- **External Fragmentation** - total memory space exists to satisfy a request, but it is not contiguous

- **Internal Fragmentation** - allocated memory may be slightly larger than requested memory; this size difference is memory internal to a partition, but not being used

- Reduce external fragmentation by **compaction**
  - Shuffle memory contents to place all free memory together in one large block
  - Compaction is possible *only* if relocation is dynamic, and is done at execution time
- Paging

- Logical address space of a process can be noncontiguous; process is allocated physical memory whenever the latter is available

- Divide physical memory into fixed-sized blocks called **frames** (size is power of 2, between 512 bytes and 8,192 bytes)

- Divide logical memory into blocks of same size called **pages**

- Keep track of all free frames

- To run a program of size $n$ pages, need to find $n$ free frames and load program

- Set up a page table to translate logical to physical addresses

- Internal fragmentation
--- Address Translation Scheme

- Address generated by CPU is divided into:
  - **Page number** \((p)\) – used as an index into a *page table* which contains base address of each page in physical memory
  - **Page offset** \((d)\) – combined with base address to define the physical memory address that is sent to the memory unit

<table>
<thead>
<tr>
<th>page number</th>
<th>page offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>(p)</td>
<td>(d)</td>
</tr>
<tr>
<td>(m - n)</td>
<td>(n)</td>
</tr>
</tbody>
</table>

- For given logical address space \(2^m\) *and page size* \(2^n\)
-- Paging Hardware

![Diagram showing paging hardware]

- CPU
- Logical address
- Physical address
- Page table
- Physical memory
-- Paging Model of Logical and Physical Memory

```
<table>
<thead>
<tr>
<th>Logical memory</th>
<th>Page Table</th>
</tr>
</thead>
<tbody>
<tr>
<td>page 0</td>
<td>1</td>
</tr>
<tr>
<td>page 1</td>
<td>4</td>
</tr>
<tr>
<td>page 2</td>
<td>3</td>
</tr>
<tr>
<td>page 3</td>
<td>7</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>page number</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
</tr>
<tr>
<td>1</td>
</tr>
<tr>
<td>2</td>
</tr>
<tr>
<td>3</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>physical memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>page 0</td>
</tr>
<tr>
<td>page 1</td>
</tr>
<tr>
<td>page 2</td>
</tr>
<tr>
<td>page 3</td>
</tr>
</tbody>
</table>
```
-- Paging Example

32-byte memory and 4-byte pages
-- Free Frames

Before allocation

After allocation
-- Implementation of Page Table

- Page table is kept in main memory
- **Page-table base register (PTBR)** points to the page table
- **Page-table length register (PTLR)** indicates size of the page table
- In this scheme every data/instruction access requires two memory accesses. One for the page table and one for the data/instruction.
- The two memory access problem can be solved by the use of a special fast-lookup hardware cache called **associative memory** or **translation look-aside buffers (TLBs)**
- Some TLBs store **address-space identifiers (ASIDs)** in each TLB entry – uniquely identifies each process to provide address-space protection for that process
-- Associative Memory

- Associative memory – parallel search

<table>
<thead>
<tr>
<th>Page #</th>
<th>Frame #</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Address translation (p, d)
- If p is in associative register, get frame # out
- Otherwise get frame # from page table in memory
-- Paging Hardware With TLB
Effective Access Time

- Associative Lookup = \( \varepsilon \) time unit
- Assume memory cycle time is 1 microsecond
- Hit ratio – percentage of times that a page number is found in the associative registers; ratio related to number of associative registers
- Hit ratio = \( \alpha \)
- **Effective Access Time** (EAT)

\[
EAT = (1 + \varepsilon) \alpha + (2 + \varepsilon)(1 - \alpha) \\
= 2 + \varepsilon - \alpha
\]
-- Memory Protection

- Memory protection implemented by associating protection bit with each frame

- **Valid-invalid** bit attached to each entry in the page table:
  - “valid” indicates that the associated page is in the process’ logical address space, and is thus a legal page
  - “invalid” indicates that the page is not in the process’ logical address space
--- Valid (v) or Invalid (i) Bit In A Page Table

<table>
<thead>
<tr>
<th>frame number</th>
<th>valid–invalid bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>2 v</td>
</tr>
<tr>
<td>1</td>
<td>3 v</td>
</tr>
<tr>
<td>2</td>
<td>4 v</td>
</tr>
<tr>
<td>3</td>
<td>7 v</td>
</tr>
<tr>
<td>4</td>
<td>8 v</td>
</tr>
<tr>
<td>5</td>
<td>9 v</td>
</tr>
<tr>
<td>6</td>
<td>0 i</td>
</tr>
<tr>
<td>7</td>
<td>0 i</td>
</tr>
</tbody>
</table>

page table

---

0 1 2 3 4 5 6 7 8 9
---

page 0 page 1 page 2 page 3 page 4 page 5 page n
-- Shared Pages

- **Shared code**
  - One copy of read-only (reentrant) code shared among processes (i.e., text editors, compilers, window systems).
  - Shared code must appear in same location in the logical address space of all processes

- **Private code and data**
  - Each process keeps a separate copy of the code and data
  - The pages for the private code and data can appear anywhere in the logical address space
--- Shared Pages Example

process $P_1$

| ed 1 | 3 |
| ed 2 | 4 |
| ed 3 | 6 |
| data 1 | 1 |

process $P_2$

| ed 1 | 3 |
| ed 2 | 4 |
| ed 3 | 6 |
| data 2 | 7 |

process $P_3$

| ed 1 | 3 |
| ed 2 | 4 |
| ed 3 | 6 |
| data 3 | 2 |

Page table for $P_1$

Page table for $P_2$

Page table for $P_3$
- Structure of the Page Table

- Hierarchical Paging

- Hashed Page Tables

- Inverted Page Tables
Hierarchical Page Tables

- Break up the logical address space into multiple page tables
- A simple technique is a two-level page table
--- Two-Level Page-Table Scheme
--- Two-Level Paging Example

- A logical address (on 32-bit machine with 1K page size) is divided into:
  - a page number consisting of 22 bits
  - a page offset consisting of 10 bits
- Since the page table is paged, the page number is further divided into:
  - a 12-bit page number
  - a 10-bit page offset
- Thus, a logical address is as follows:

<table>
<thead>
<tr>
<th>page number</th>
<th>page offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>$p_1$</td>
<td>$p_2$</td>
</tr>
</tbody>
</table>

| 12  | 10  | 10  |

- where $p_1$ is an index into the outer page table, and $p_2$ is the displacement within the page of the outer page table.
--- Address-Translation Scheme

logical address

\[ p_1 \quad p_2 \quad d \]

outer page table

\[ p_1 \]

page of page table

\[ p_2 \]

d
--- Three-level Paging Scheme

<table>
<thead>
<tr>
<th>outer page</th>
<th>inner page</th>
<th>offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>( p_1 )</td>
<td>( p_2 )</td>
<td>( d )</td>
</tr>
<tr>
<td>42</td>
<td>10</td>
<td>12</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>2nd outer page</th>
<th>outer page</th>
<th>inner page</th>
<th>offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>( p_1 )</td>
<td>( p_2 )</td>
<td>( p_3 )</td>
<td>( d )</td>
</tr>
<tr>
<td>32</td>
<td>10</td>
<td>10</td>
<td>12</td>
</tr>
</tbody>
</table>
-- Hashed Page Tables

- Common in address spaces > 32 bits

- The virtual page number is hashed into a page table. This page table contains a chain of elements hashing to the same location.

- Virtual page numbers are compared in this chain searching for a match. If a match is found, the corresponding physical frame is extracted.
--- Hashed Page Table

```
logical address
```

```
physical address
```

```
hash function
```

```
hash table
```

```
physical memory
```

---

March 29, 2008

Operating Systems: Main Memory
-- Inverted Page Table

- One entry for each real page of memory
- Entry consists of the virtual address of the page stored in that real memory location, with information about the process that owns that page
- Decreases memory needed to store each page table, but increases time needed to search the table when a page reference occurs
- Use hash table to limit the search to one — or at most a few — page-table entries
--- Inverted Page Table Architecture

![Diagram of Inverted Page Table Architecture]

- Logical address to physical address
- Search in page table
- PID, P, D fields in page table
- ID field in page table
- Physical memory

March 29, 2008
Operating Systems: Main Memory
- Segmentation

- Memory-management scheme that supports user view of memory

- A program is a collection of segments. A segment is a logical unit such as:
  main program, procedure, function, method, object, local variables, global variables, common block, stack, symbol table, arrays
-- User’s View of a Program
-- Logical View of Segmentation

user space

physical memory space
Logical address consists of a two tuple:
<segment-number, offset>,

**Segment table** – maps two-dimensional physical addresses; each table entry has:
- **base** – contains the starting physical address where the segments reside in memory
- **limit** – specifies the length of the segment

**Segment-table base register (STBR)** points to the segment table’s location in memory

**Segment-table length register (STLR)** indicates number of segments used by a program;

segment number $s$ is legal if $s < STLR$
… -- Segmentation Architecture

- **Protection**
  - With each entry in segment table associate:
    - validation bit = 0 \(\Rightarrow\) illegal segment
    - read/write/execute privileges
  - Protection bits associated with segments; code sharing occurs at segment level
- Since segments vary in length, memory allocation is a dynamic storage-allocation problem
- A segmentation example is shown in the following diagram
-- Segmentation Hardware

```
\begin{center}
\begin{tikzpicture}[auto, >=latex, node distance=3cm]
    \node (cpu) {CPU};
    \node [right of=cpu, node distance=2cm] (st) {s \quad d};
    \node [right of=st, node distance=2cm] (seg) {segment table};
    \node [right of=seg, node distance=2cm] (phys) {physical memory};
    \node [below of=seg, node distance=2cm] (trap) {trap: addressing error};

    \draw [->] (cpu) -- (st);
    \draw [->] (st) -- (seg);
    \draw [->] (seg) -- node {\text{yes}} (phys);
    \draw [->] (seg) -- node {\text{no}} (trap);

    \draw [->] (trap) -- (phys);
    \end{tikzpicture}
\end{center}
```
Example of Segmentation

- Subroutine
- Stack
- Symbol Table
- Segment 0
- Segment 1
- Segment 2
- Segment 3
- Segment 4
- Logical Address Space

Limit | Base
---|---
0   | 1000 1400
1   | 400 6300
2   | 400 4300
3   | 1100 3200
4   | 1000 4700

Physical Memory
- Summary

- Background
  - Logical & physical address
  - Dynamic loading, dynamic linking

- Binding
  - Compilation time, Loading time, Execution time

- Contiguous Allocation
  - Base and Limit register
  - First, best, worst fits, External fragmentation

- Paging
  - Frame, Page, PTBR, PTLR, TLB, valid invalid bit, Internal fragmentation
  - Page table, Hierarchical, Hash, Inverted

- Segmentation
  - Segment table, STBR, STLR, Validation bit
  - Relocation, sharing, allocation, External fragmentation

- Segmentation with paging
-- Contiguous Allocation

Use:
- First Fit
- Best Fit
- Worst Fit

Problems:
- External frag.
Assume frame size of 1024
-- Segmentation

<table>
<thead>
<tr>
<th>Limit</th>
<th>Base</th>
</tr>
</thead>
<tbody>
<tr>
<td>3072</td>
<td>7168</td>
</tr>
<tr>
<td>4096</td>
<td>1024</td>
</tr>
</tbody>
</table>

Segment Table

Disk

RAM
End of Chapter 8