

## Handout 15

by Dr Sheikh Sharif Iqbal


### Memory Interface of 8088 and 8086 processors

Objective:

- To introduce the read and write bus cycles of the 8088 and 8086 processors.
- To discuss timing states associated with read/write bus cycles

Slide 1: Memory interface of a Minimum-mode 8088 system:

- The block diagram below represents a memory interface circuitry of an 8088 based system, operating in minimum mode.



- **Note:** Note that aside from the CPU (8088) and the memory-subsystem, the main components of this diagram are “Address bus latch”, “Data bus transceiver buffer” and address and data buses.
- The address bus carries the physical address generated by the CPU and selects the memory location to be accessed. The control signals (ale, read, write ....) are also shown in the diagram.
- The data bus transfers data between the CPU registers and the selected memory location

## Slide 2: Timing Status of Minimum-mode 8088 memory interface:

- Since a memory read or write should be complete within one bus-cycle (4-CLK pulses,  $T_1$ - $T_4$ ), related timing states as follows:
    - o  $T_1$  (*speech only: or the 1<sup>st</sup> clock pulse*)- starts the bus cycle. Actions include setting control signals to give the required logic values for IO/M, ALE, DT/R and a valid address onto the address bus.
    - o  $T_2$  - the RD or WR control signals are issued, DEN is asserted and in the case of a write, data is put onto the data bus. The DEN turns on the data bus buffers to connect the CPU to the external data bus. The READY input to the CPU is sampled at the end of  $T_2$  and if READY is low, wait state ( $T_w$ ) is inserted before  $T_3$  begins.
    - o  $T_3$  - this clock period is provided to allow memory to access the data. If the bus cycle is a read cycle, the data bus is sampled at the end of  $T_3$  or the 3<sup>rd</sup> clock pulse of the bus-cycle.
    - o  $T_4$  - all bus signals are deactivated in preparation for the next clock cycle. The 8088 also finishes sampling the data (in a read cycle) in this period. For the write cycle, the trailing edge of the WR signal transfers data to the memory.
- 

## Slide 3: Minimum-mode Memory-Read bus-cycle of 8088 system:

- To complete the minimum-mode memory-read bus-cycle, the required control signals with appropriate active logic levels are :
  - o  $\overline{IO/\overline{M}}$  = 'logic 0', to select memory interface
  - o  $\overline{MN/\overline{MX}}$  = 'logic 1', to select minimum-mode of operation
  - o  $\overline{DT/\overline{R}}$  = 'logic 0', to activate the data-receive mode of 'Data-bus-buffer'
  - o Valid Physical-address of memory-location via address-bus ( $A_{19}$  to  $A_0$ )
  - o ALE-pulse, to latch the valid Physical-address. ( $\square$  )
  - o  $\overline{RD}$  = 'logic 0', to initiate reading data into CPU. Note,  $\overline{WR}$  = 'logic 1'
  - o  $\overline{DEN}$  = '0', enables the 'Data-Bus-transceiver-buffer' to let data pass
  - o Reset  $\overline{RD}=\overline{DEN}$ = 'logic 1', to END the read-bus-cycle.


- Memory interface block diagram related to above steps are shown in slide 1

**Note:** Next slide illustrates the timing diagram of these control signals

---

Slide 4: **Minimum-mode Memory-Read cycle of 8088 (Cont'd):**

- The timing diagram for 8088 minimum mode memory read operation is shown below using logic '0' and '1' waveforms.



**Note:** Note that during T<sub>1</sub> or the 1<sup>st</sup> clock pulse, the read bus cycle starts and valid address is latched together with setting minimum and maximum mode, input output or memory interface, data transmit and receive mode of buffer IC.

During T<sub>2</sub>, the Read control signals are issued and data enable signal is asserted. Note that during this state the READY signal is also checked to insert wait status, if needed

During T<sub>3</sub>, the data from the memory is read by sampling the data bus at the end of T<sub>3</sub>

During T<sub>4</sub>, all bus signals are deactivated in preparation for the next clock cycle.

Slide 5: **Minimum-mode Memory-Write bus-cycle of 8088 system:**

- To complete the minimum-mode memory-write bus-cycle, the required control signals with appropriate active logic levels are :
  - $\overline{IO/\overline{M}}$  = 'logic 0', to select memory interface
  - $\overline{MN/\overline{MX}}$  = 'logic 1', to select minimum-mode of operation
  - $\overline{DT/\overline{R}}$  = 'logic 1', to activate the data-transmit mode of 'Data-bus-buffer'
  - Valid Physical-address of memory-location via address-bus ( $A_{19}$  to  $A_0$ )
  - ALE-pulse, to latch the valid Physical-address. ( $\square \square$  )
  - $\overline{WR}$  = 'logic 0', to initiate memory data writing. Note,  $\overline{RD}$  = 'logic 1'
  - $\overline{DEN}$  = '0', enables the 'Data-Bus-transceiver-buffer' to let data pass
  - Reset  $\overline{WR}=\overline{DEN}$ = 'logic 1', to END the write-bus-cycle.


*- Memory interface block diagram related to above steps are shown in slide 1*

**Note:** In the next slide, the timing diagram of these control signals are explained

---

Slide 6: **Minimum-mode Memory-Write cycle of 8088 (Cont'd):**

- The timing diagram for 8088 minimum mode memory write operation is shown below using '0' and '1' waveforms.




**Note:** Note that the control signal logic levels and timing diagram are similar to that of read operation, except for data transmit or receive mode, read and write signals.

The response of the ready signal is not shown here, as it behaves in the same way as data read process.

---

Slide 7: Memory interface of a Maximum-mode 8086 system:

- The block diagram below shows the memory interface circuit of an 8086 based system operating in maximum mode.



**Note:** The Bus controller is introduced here due to the support of multiprocessor environment of Maximum mode. The decoder is used to select desired memory chips. The remaining components of this circuit are similar to 8088 minimum mode circuit, as shown in [slide 1](#).

Note that the bank high enable signal is used to control the access of even or odd memory banks of 8086 system. Also, the difference in the required logic level for data enable signal in maximum and minimum mode is visible by comparing this figure with the figure of [slide 1](#)

Slide 8: **8288 Bus-controller for 8088/8086 Maximum-mode:**

- The status codes ( $\overline{S}_0, \overline{S}_1, \overline{S}_2$ ) of the CPU is used by the bus-controller to activate maximum mode memory control signals:

Status Inputs			CPU Cycle	8288 Command
$\overline{S}_2$	$\overline{S}_1$	$\overline{S}_0$		
0	0	0	Interrupt Acknowledge	$\overline{INTA}$
0	0	1	Read I/O Port	$\overline{IORC}$
0	1	0	Write I/O Port	$\overline{IOWC}, \overline{AIOWC}$
0	1	1	Halt	None
1	0	0	Instruction Fetch	$\overline{MRDC}$
1	0	1	Read Memory	$\overline{MRDC}$
1	1	0	Write Memory	$\overline{MWTC}, \overline{AMWC}$
1	1	1	Passive	None

- These codes are important for multiprocessor environment, supported by Maximum mode.

Slide 9: **Maximum-mode Memory-Read bus-cycle of 8086 system:**


- To complete the minimum-mode memory-read bus-cycle, the required control signals with appropriate active logic levels are :
  - $\overline{IO/\overline{M}} = \text{'logic 0'}$ , to select memory interface
  - $\overline{MN/\overline{MX}} = \text{'logic 0'}$ , to select maximum-mode of operation
  - $\overline{DT/\overline{R}} = \text{'logic 0'}$ , to activate the data-receive mode of 'Data-bus-buffer'
  - Valid Physical-address ( $A_0$  to  $A_{19}$ ) and  $\overline{BHE}$  signal is generated by CPU
  - ALE-pulse, to latch the valid Physical-address. ( $\square \square \square$ )
  - Proper status code  $\overline{S}_0$  to  $\overline{S}_2$  (as shown in table of slide 8) is generated by CPU to initiate data reading ( $\overline{MRDC}$ ) from the desired memory bank
  - $\overline{DEN} = \text{'1'}$ , enables the 'Data-Bus-transceiver-buffer' to let data pass
  - Reset  $\overline{MRDC}$  and  $\overline{DEN}$  signals to END the read-bus-cycle.

- Memory interface block diagram relating to these signals are shown in slide 7

**Note:** In the next slide, the timing diagram related to these control signals are illustrated

Slide 10: **Maximum-mode Memory-Read cycle of 8086 (Cont'd):**

- The timing diagram for 8086 maximum mode memory read operation is shown below using logic '0' and '1' waveforms.



**Note:** Note that in maximum mode status codes needs to be active to generate control signals from bus controller.

The logic level required for BHE signal to access even and odd banks are discussed in earlier lecture.

Slide11: **Maximum-mode Memory-Write bus-cycle of 8086 system**


- To complete the maximum-mode memory-write bus-cycle, the required control signals with appropriate active logic levels are :
  - $\overline{\text{IO/M}} = \text{'logic 0'}$ , to select memory interface
  - $\overline{\text{MN/MX}} = \text{'logic 0'}$ , to select maximum-mode of operation
  - $\text{DT}/\overline{\text{R}} = \text{'logic 1'}$ , to activate the data-transmit mode of 'Data-bus-buffer'
  - Valid Physical-address ( $A_0$  to  $A_{19}$ ) and  $\overline{\text{BHE}}$  signal is generated by CPU
  - ALE-pulse, to latch the valid Physical-address. ()
  - Proper status code  $\overline{S}_0$  to  $\overline{S}_2$  (as shown in table of slide 8) is generated by CPU to initiate data writing (MRTC) from the desired memory bank
  - $\overline{\text{DEN}} = \text{'1'}$ , enables the 'Data-Bus-transceiver-buffer' to let data pass
  - Reset MRTC and DEN signals to END the read-bus-cycle
  
- Memory interface block diagram relating to these signals are shown in slide 7.

**Note:** In the next slide, the timing diagram relating to these control signals are explained

---

Slide 12: **Maximum-mode Memory-Write cycle of 8086 (Cont'd):**


- The timing diagram for 8086 maximum mode memory write operation is shown below using '0' and '1' waveforms.



**Note:** Note that the control signal logic levels and timing diagram are similar to that of read operation, except for data transmit and receive, memory read and write signals.

Slide 13: [Example 1:](#)


For the given timing diagram of a **8088 memory read bus-cycle**, **find the errors** in the diagram and indicate them in the given boxes ( $T_1 - T_4$  are clock pulses that constitute one bus-cycle)



- Solution: (a) Incorrect, as 8088 processors  $\overline{IO}/\overline{M}$  signals, and require logic '0', for the duration of the bus-cycle, to activate the memory (read) interface.
- (b) Correct, as these multiplex pins ( $A_{19}-A_{16}/S_6-S_3$ ) of 8088 processor has to generate valid physical address during the 1<sup>st</sup> part of the bus-cycle and then produce proper status codes during the remaining of the bus-cycle.
- (c) Incorrect, as these multiplex pins ( $AD_7-AD_0$ ) 8088 processors needs to access the data, to be read, during the 2<sup>nd</sup> half of the bus-cycle.
- (d) Incorrect, as the falling-edge of the ALE pulse should occur when all the address pins ( $A_{19}-A_0$ ) carry valid physical address. (note that although the response of ( $A_{15}-A_8$ ) are not shown, it is assumed that it will carry valid P.A. during 1<sup>st</sup> part of the bus-cycle)

Slide 14: **Example 2:**

For the given figure below, if 8088 is performing a minimum mode memory write bus cycle, which logic levels must be applied to  $\overline{\text{DEN}}$ ,  $\overline{\text{DT/R}}$  and  $\overline{\text{RD}}$  pins.



**Solution:**

- (1)  $\overline{\text{DT/R}} = '1'$  is send to activate transmit mode of "Data bus transceiver buffer IC"
- (2)  $\overline{\text{RD}} = '1'$  is send to de-activate data read process.
- (3)  $\overline{\text{DEN}} = '0'$  is send to enable the "Data bus transceiver buffer IC"

Slide 15: **Exercise:**

If the instruction "PUSH AX" is executed,

- (a) what status-code ( $\overline{\text{S}}_0$  to  $\overline{\text{S}}_2$ ) is outputted by 8086 in Maximum mode
- (b) what are logic levels of  $\text{A}_0$  and  $\overline{\text{BHE}}$  ?
- (c) what read/write control signals are produced by bus-controller?

Sol: (a)  $\overline{\text{S}}_2 = '1'$ ,  $\overline{\text{S}}_1 = '1'$ ,  $\overline{\text{S}}_0 = '0'$ ; (b)  $\text{A}_2 = '0'$ ;  $\overline{\text{BHE}} = '0'$ ; (c)  $\overline{\text{AMWC}}$  and  $\overline{\text{MWTC}}$