


Name: \_\_\_\_\_

ID # \_\_\_\_\_

Question # 1: (5)

Design a zener shunt regulator to provide a voltage regulated of about 10V. The available zener diode is specified have  $V_Z = 10V$  at  $I_Z = 25\text{ mA}$ ,  $r_z = 10\Omega$ , and  $I_{ZK} = 5\text{ mA}$ . The supply voltage  $V_{CC}$  is nominally 20V but can vary by  $\pm 5V$ . The regulator is required to supply a load current of 0 mA to 20 mA.

- Find  $V_{Z0}$  for this zener diode.
- Find  $R$ .
- Find the change in  $V_O$  resulting from the  $\pm 5V$  change in  $V_{CC}$ .
- Find the load regulation.
- What is the maximum current that zener diode is required to conduct.



$$V_Z = V_{Z0} + I_Z r_z$$

$$10 = V_{Z0} + 25\text{mA} \times 10 \Rightarrow V_{Z0} = 9.75\text{ V}$$

$$b) R \leq \frac{V_{CC\text{min}} - [V_{Z0} + I_{ZK} r_z]}{I_{ZK} + I_{L\text{max}}} = \frac{15 - [9.75 + 50\text{mA}]}{5\text{mA} + 20\text{mA}}$$

$$R \leq 208\ \Omega$$

I will use  $R = \underline{\underline{180\ \Omega}}$

$$c) \Delta V_O = \pm 5 \times \frac{r_z}{R + r_z} = \pm 0.25\text{ V}$$

$$d) \text{Load regulation} = -r_z / R = -9.47\text{ mV/mA}$$



$$e) I_{Z\text{max}} = \frac{V_{CC\text{max}} - [V_{Z0} + I_{Z\text{max}} r_z]}{R} = \frac{25 - [9.75 + 10 I_{Z\text{max}}]}{180}$$

$$I_{Z\text{max}} = 80.3\text{ mA}$$

Question # 2: (5)

Assuming that diodes in the circuit shown below are modeled with the constant voltage drop model ( $V_{DO}=0.7V$ ).


1. Sketch the transfer characteristic  $V_O$  versus  $V_I$  (including slope and important points).
2. Sketch the transfer characteristic  $I_D$  versus  $V_I$  (including slope and important points).
3. Sketch and clearly label the waveform  $V_O$  for the input voltage  $V_I$ .
4. Find the average value of  $V_O$  (DC)?



For  $V_I < 2.7$  Diode off

$$V_O = V_I$$


$$I_D = 0$$



For  $V_I \geq 2.7$  Diode ON

$$V_O = 2.7V$$


$$I_D = \frac{V_I - V_O}{1k} = \frac{V_I - 2.7}{1k}$$



4.  $DC = \text{Average of } V_O = \frac{\text{Area}}{\text{Period}}$

$$V_{O_{DC}} = \frac{(2.7 \times 1) + (-3 \times 1)}{2}$$

$$= -0.15V$$



Question # 3: (3+2)

For the circuit shown below, the enhancement NMOS transistor parameters are:  $V_t = 1V$ , and

$K_n'(W/L) = 0.1mA/V^2$ .

Design  $R_D$  so that  $V_D = 3V$ ;


Calculate drain current  $I_D$ , and voltage  $V_{GS}$ .

$$V_G = V_{GS} = 5 \frac{20k}{20k+30k} = \underline{\underline{2V}}$$

$V_{GS} > V_t$  NMOS is ON

$$V_{GD} = V_G - V_D = 2 - 3 = -1$$

$V_{GD} < V_t$  NMOS in Saturation



$$I_D = \frac{1}{2} K_n' \frac{W}{L} [V_{GS} - V_t]^2 = \frac{1}{2} (0.1m) (2 - 1)^2 = 0.05mA = \underline{\underline{50\mu A}}$$

$$R_D = \frac{V_{DD} - V_D}{I_D} = \frac{5 - 3}{50\mu} = \underline{\underline{40k\Omega}}$$

b) Fill in the table below for MOS transistors circuits. Assuming that  $k' = 100\mu A/V^2$ ,  $|V_t| = 1.2V$ ,  $(W/L) = (20\mu m/2\mu m)$  for all transistors.

Case	MOS Type	VG	VD	VS	Operation Mode	ID
1	Enhancement NMOS	3	2	1	Saturation	0.32 mA
2	Enhancement NMOS	3	1	1.5	Triode	12.5 μA
3	Enhancement PMOS	1	2	2.5	Triode	12.5 μA
4	Enhancement PMOS	1	1	1.5	off	0