# ECE 332

# Digital Electronics and Logic Design Lab

# Laboratory and Experiment Guide FALL 2007



# **Table of Contents**

Electronics Safety	1
Laboratory Information	2
Laboratory Rules	
Lab Tips.	
Lab Report Outline	6
Parts List	7
Aldec Active HDL Tutorial	

## **FALL 2007**

Experiment #	Date Completed	Student Signature	TA Signature
1			
2			
3			
4			
5			
6			
7			
8			
9			
10			
11	9. 3		
12			
Bonus			2

# **Electronics Safety**

Exercise of good judgment and knowledge will ensure you a safe laboratory experience.

Do not defeat any safety device such as a fuse or circuit breaker, by shorting across it or by using a higher amperage fuse than that specified by the manufacturer.

Avoid direct contact with any voltage source. Do not wear rings, watches, bracelets, or dangling necklaces while working on equipment. Do not grasp any exposed metal in your circuit when the power is on.

Keep hands dry. Water and perspiration increase conductivity.

Wear shoes with insulating soles.

Measure voltages with one hand held behind you or in your pocket.

Avoid eye injury when cutting off excessive wire lengths. Point the wires downward toward your table top so the cut pieces cannot fly toward your eyes or another person's.

Shut off the power when connecting components or test equipment to a circuit. Double check your wiring before you apply power.

Make sure your circuit is properly grounded. Beware of a possible floating ground. It is a good idea to connect all grounds together before applying power.

To prevent power terminals from shorting, keep the leads coming from those terminals apart.

Your exercise of common sense, safety precautions and knowledge will help you avoid the dangers of electricity. The amount of current required to become lethal depends upon:

1. the person involved and state of health,

- 2. area of the body involved,
- 3. length of time the shock is received, and
- 4. type of electrical current.

Severe electrical shock will cause burns and/or paralysis. A small current passing through the chest can kill. With even minor electrical shock, some people react by going into traumatic shock.

In case of accident, turn off power immediately and call 911. If you suspect someone is touching a "live" wire, do not touch them. Use something non-conductive to push, rather than pull, them away from the wire. An injured person should be kept lying down until medical personnel arrive, and should be kept warm to help prevent traumatic shock. Be sure nothing is done to cause further injury.

# **Laboratory Information**

Sue Davies Instructional Laboratories Manager Room 120D, Science and Technology I (703) 993-1608 email - sdavies@gmu.edu

Purchase all laboratory kits from the above. Replacement parts for all of the labs are available. Special order kits will be filled, time permitting. Room 120D houses a fairly complete inventory available to the University community. It is non profit, operated as a service to our students. It means considerable savings when purchasing parts for your Engineering senior projects. Juniors, NOW is the time to begin planning your senior project.

Also located in the Manager's Office is a reference library including data books (not available in the main library), magazines, hardware, software and equipment catalogs. There are reference books of manufacturer information (address, phone no., etc.). Magazines may be checked out. Data books may only leave the office if you first leave a deposit.

Equipment repair is handled from this office. Please notify me of malfunctioning equipment. Leave a note with symptoms or bring the equipment to my office.

All Teaching Assistants have mailboxes in ST II, in the hallway near room 208. Leave messages there, not under the lab doors. Many students use the labs and your TA likely will not receive material pushed under doors. Hand assignments and anything of value directly to the TA's since the mailboxes aren't in a secure area. Email is the best way to contact your TA. Be sure to activate your University account to receive all official notices.

Teaching Assistants' office hours will be posted in ST I on the room 2 entry way bulletin board, and room 120D entry door. In ST II, hours will be posted on the bulletin board across from room 230 (ECE office), and on the door of rooms 203 and 265. Whenever anyone is having office hours, it is also open lab time in that area.

The Engr. Computation and Test Lab needs ECE and CpE student volunteers to be Lab Monitors. By signing up for three hours per week to open and monitor the lab, volunteers obtain a door code and priority on one of the newest computers there. They have 24 hr./day, 7days/week access. This requires serious commitment for the semester. Successful volunteers put this work on their resumes.

# **Laboratory Rules**

1. There will be **NO FOOD OR DRINKS** in the laboratory at any time. Students will be held liable for any damage to equipment resulting from abuse of this rule.

2. Students are not allowed in the laboratories without a Lab Instructor or Lab Monitor present, unless signed in with the Lab Manager. Open lab times for make-up or project work will be posted. When a Teaching Assistant is holding office hours, he/she is also monitoring an open lab which any student may use. ECE/CpE students have priority in the Computation and Test Lab, Room 265, ST II.

3. If you suspect a problem with the equipment, notify the TA or Room Monitor. Then, leave a note on it with a brief description of the problem/symptoms, or bring the equipment to the Lab Manager, Room 120D, ST I.

4. Handle equipment with care. Equipment out for repair means less available for your use.

5. **YOU** are responsible for leaving your workstation clean and in good condition when you leave. Failure to do this will negatively impact your final lab grade.

Before leaving:

- a. Hang up all test leads neatly under appropriate connector combination.
- b. Tidy workstation.
- c. Throw away all trash.
- d. TURN OFF equipment and lab table SWITCHES.

This is a non-smoking university. This building has **NO** designated smoking areas so you must go outdoors if you choose to smoke.

# Lab Tips

1. Instruction manuals for the laboratory equipment may be checked out in room 120D, S&T I. The oscilloscope manual is available for purchase in the book store. It is essential that you become familiar with the correct way to use the basic equipment in your first lab course. Wire cutters/strippers are available for sale or you may bring your own.

2. Twenty-two gauge wire (22AWG) is the best size to use with the trainers and solderless breadboards. Solid wire only, never stranded, is used. There are spools of wire cabled to the back shelf or table. You will need to cut some and strip the insulation at both ends.

Keep jumper wires short. Strive for a neat and logical layout. This will make troubleshooting easier and successful circuits more likely. (See ex. posted in lab.)

Strip no more than approximately 3/8 inch of insulation from your jumper wires. Exposed wire increases the risk of short circuits.

3. Using more than one color of wire will help you debug your circuits. Normally RED and BLACK are reserved for power and ground.

4. Probe tips should not be inserted into the solderless breadboard. Wrap a wire around your probe hook tip twice for stability and insert the other end into the connector block. Alligator clips on the equipment leads also need a wrapped wire for connection to the trainers and breadboards.

5. Always ground your probe, but keep the ground wire short. Use the method of wire wrapping described in the previous tip to attach to the alligator clip of the probe ground wire.

6. For any potentiometers (such as most multiturn) which require adjusting, a trimpot tool is available for purchase from room 120D, S & T I. It is included in appropriate kits.


7. Most of the chips used in your lab are not overly static sensitive. However, you should observe some precautions when handling them. If you were issued a tube, it protects the chips from static charges, and is sturdy enough to provide protection to the delicate, metal pin legs.

8. Keep your chips away from magnets, motors and high temperatures. Don't leave them in your car in the sun or extreme cold. They do best in the moderate temperatures most humans prefer.

9. Bent pins may be gently straightened with fingernails or needlenose pliers. If the pins break, you will need to purchase a new IC.

10. A small, narrow-blade, flathead screwdriver is useful in removing not so sensitive chips from breadboards. Using a side-to-side rocking motion as you insert the blade under the chip, keep a finger lightly on top of the chip to prevent it suddenly popping up on one end, bending the pins.

11. To locate pin 1 on an integrated circuit (IC, chip), look for one of the following



• A semicircle at one end, cut into the top layer of the chip - With this at the top, pin 1 is at the left of the half circle.

• A tiny spot in the corner of the chip beside pin 1 -There may or may not be other marks on the chip.

Always count pins from pin 1 around the chip so that the last pin is straight across from pin

1. Common chip sizes are 8 pin, 14, 16, 18, 20, 24, 28, and 40 pin. Your TTL ICs

(Transistor-Transistor Logic Integrated Circuits) will be in dual inline packages DIP).

12. Chip leads are slightly flared to help hold them in printed circuit boards while being soldered. You will need to reduce the flare to allow them to be inserted into the breadboard. Use a pair of needlenose pliers, or press the leads against a table top, while rotating the body of the chip towards the lead points to reduce the lead angle of all evenly. The pin legs should be at a 90 degree angle to the plastic package base. Don't bend too far; there is no easy correction.

# Lab Report Outline

The lab reports for the experiments in the ECE 332 Lab (as applicable) must contain the following information:

- Title Page
- Title & Number of the Experiment
- Course & Section Number
- Name
- Date
- Signed Honor Code Pledge
- Brief Description of the Experiment
- Approach used if the experiment is a word problem
- Description of the techniques (QM, K-maps etc.) used to arrive at the final logic expression
- Software Implementation of the Logic Expression
- Compiled version of the VHDL source code
- Compiled version of the test bench
- Simulation results (Timing Diagrams)
- Hardware Implementation of the Logic Expression
- List of IC chips used to implement the logic expression
- Detailed circuit diagram (including pin numbers) of the IC interconnections
- Print outs of the outputs of the experiment
- Conclusion
- Comparison between the hardware and software implementations

A lab report template and sample report (in MS Word format or PDF) can be found on the ECE 332 Administration web page.

# **Parts List**

#### ECE 332 Laboratory Parts List

- 1 74LS00 Quad 2 input NAND gate
- 1 74LS02 Quad 2 input NOR gate
- 1 74LS04 Hex Inverter
- 1 74LS08 Quad 2 input AND gate
- 1 74LS10 Triple 3 input NAND gate
- 1 74LS11 Triple 3 input AND gate
- 1 74LS32 Quad 2 input OR gate
- 2 74LS73 Dual JK Flip-flop with clear
- 1 74LS86 Quad 2 input XOR
- 1 74LS151 8 to 1 Multiplexer
- 1 74LS155 Dual 2/4 Demultiplexer (Decoder)
- 1 74LS157 Quad 2 to 1 Multiplexer
- 1 74LS163 4-Bit Binary Counter
- 1 74LS283 4-Bit Adder
- 1 74C08 Quad 2-input AND gate

### ALDEC ACTIVE HDL TUTORIAL

#### **Introduction**

This document is intended to assist ECE students taking ECE 331, Digital System Design and ECE 332, Digital Electronics and Logic Design Lab, in setting up their computing environment for using Aldec tools.

Active-HDL is an integrated environment designed for development of VHDL designs. The core of the system is a VHDL simulator. Along with debugging and design entry tools, it makes up a complete system that allows you to write, debug and simulate VHDL code. Based on the concept of a design, Active-HDL allows you to organize your VHDL resources into a convenient and clear structure.

Students can use Active-HDL to perform following tasks:

- development of the VHDL based designs,
- functional simulation of their code,
- functional simulation of the synthesized code,
- timing simulation of the hardware implementation.

#### **Objective**

This tutorial helps you to

- Create a new design or add .vhd files to your design
- Compile and debug your design
- Perform simulation

#### <u>Start-up</u>

**Note:** Before getting started have the or3.vhd and or3\_TB.vhd files downloaded from the course webpage.

1. Double click on the Active HDL icon on the desktop; it comes up with a getting started window.

Gotting S	Tarted		× [2]
	exam		More
<b>1</b>	c:\my_designs\exam Create new workspace		
	open last workspace	οκ	Cancel

a. Select create new workspace and click OK, creates new workspace in your directory.

b. Selecting open existing workspace gives you the option to choose from your previous Workspace's.c. Always open last workspace takes you to the last workspace.

2. Type the workspace name you want to create and click **OK** and the default location of your workspace will be your **network drive**\my\_designs.

New Workspace	
	Specify basic nformation about the new workspace.
	Type the workspace name:
A Timer	Select the location of the workspace folder:
11 22.0	c:\my_designs\
	Browse Add New Design to Workspace OK Cancel

3. Select create an empty design, creates a new design in your workspace and click Next.

New Design Wizard
How would you like to create Design Resources?
Create an Empty Design
C Create an Empty Design with Design Flow
C Add existing Resource Files
C Import a Design from Active-CAD
This option creates an empty design with no synthesis or implementation tool set and disables Design Flow Manager. It also allows you to select a vendor, technology and specify the default HDL language of your new design entry sources.
Create New Workspace
K Back Next > Cancel

**4.** Choose block diagram configuration as **Default HDL language** and Default HDL language as **VHDL**; Leave the Target Technology blanks as not defined; Click **Next**.


**5.** Type the design name you want to create and Click **Next** and the default location of your design will be your **network drive\my\_designs\workspace name.** "lab" is just a placeholder for any workspace name you typed in at step 2.

Specify basic information about the new design.	
Type the design name:	
Select the location of the design folder:	
c:\My_Designs\lab	
	Browse
The name of the default working Ibrary of the design: The name specified here will be used as the file name for the ibrary files and as the logical name of the library. You can	
change the logical name later on.	
change the logical name later on.	

**6.** Design name and design directory will be displayed proceed further by clicking **Finish. "hm1"** is just a placeholder for any design name you typed in at step 5.


~	Design name: hm1		<u> </u>
~			
1	<		~
Design directory: c:\My_Designs\ab	Design directory:		1
	Compile source files after cre	stion	

7. To the left workspace and new design are displayed.




**8.** To start with your VHDL source right click on **Add New File > New > VHDL source**, then **GO TO 9.** 

To add existing files to your design GO TO 8A.




8A. To add existing files to your design, select Add New File> Add Files to Design.



**8B.** New VHDL source can also be added by following up **File > New > VHDL source.** 

Ele Edit Search View Workspace Open Workspace/Design Explorer	Design Simulation Tools Wir	the second se	* \$ \$ <b>}</b>	100 m	≪ ∎ ⊴ ⊳		∲»×
Close Workspace		**************************************		12.544		ia ya ya	
New	🚺 🚰 Workspace	code	- 88 4	-	193%	1	
Open design from Source Control Open Symbol	140 🚯 Design	t this compati	is automatically :				Ā
Close All	🔆 St <u>a</u> te Diagram	vervritten rchitecture (o		na Luba Lu			
	rl+S 與 good Diagram F12 「弦 Symbol 孫 Wave <u>f</u> orm	2_1164.all;					

9. Click Next on the new source file wizard.



**10.** Type the source file name you want to create; you can choose to give a different name for entity and architecture else the default name for entity and architecture will be your source file name. Click **Next. "or3"** is just a placeholder for any source file you want to create, but for now type in "or3" to go ahead with this tutorial, follow up with the rest to get to an "or3" gate.

Type the name of the sour	rce file to create:
 or3	Browse
You can use the Browse b	utton to specify the file.
Type the name of the entit	y (optional):
By default, the entity name	e is the same as the file name
Type the name of the arch	itecture body (optional):
 By default, the architecture entity name.	e name is the same as the


11. Select New in the New Source File Wizard-Ports, start declaring your input and output ports by naming them, choosing the port direction, choose the type by indicating the array indexes. Click **Finish**.

🔷 Active-HDL 7.2 (lab ,hm1)		
Eile Edit Search View Workspace Design Sim	ulation <u>T</u> ools <u>Wi</u> ndow <u>H</u> elp	∲»×
Q 🖳 💱 📓 🐰 🐰 🔚 🖏 🖳 Q	Stee 방송 중 🛍 및 🖓 🛞 🖟 🕫 🕸 🕨 🕨 🛓 🕬 🕼	· ⊊∃ ⊊∃ »
Design Browser   Top-Level selection  O Unsorted  Workspace 'lab': 1 des  fin 1  Add New File  Add New File  Add New File  Min 1 library	New Source File Wizard - Ports         To add a new port, click New.         To edit a port, select it on the lst. Then you can change the index constraint of a port of a new dimensional array type, use the Array Indexes box.         To remove a port, select it on the lst, and then click Delete.         Name:       Array Indexes:         Pott direction         Image:       Array Indexes:         Image:       Pott direction         Image:       Array Indexes:         Image:       Array Indexes:	

**12.** If you have multiple designs in the same workspace you need to set an active design and this can be done by a right click on your design and select **Set as Active Design.** 

Ele Edit Search View Workspace Design	_Designs\lab\hm1\src\or3.vhd 2 gn Simulaton _ToolsWindow _Help <\create + w
🖗 · 😹 🖩 🕵 🖩 🖥 🖗 🧵	
Design Browser 🛛 🗴 🗐	E 信 直 査 (第1) 20 4E 12 ● 10 0 0 ● 10 10 ● 10 10 ● 10 10 ● 10 10 0 ● 0 ●
Top-Level selection	11日 の (1) 613 1 日 日 日 日 日 日 日 日 日 日 日 日 日 日 日 日 日 日
Workspace 'lab': 1 des         19           Imax1         20	ion below this comment is automatically maintained
1         -         Remove from Workspace           -         Design Compliation Order	may be overwritten / {or3} architecture (or3})
Generate Compilation Order Ma	Maro [EEE;
Generate Compilation Order Ma	Maro IEEE; , SID_LOGIC_1164.all;

#### Main Window Toolbars




New Workspace	Enables you to craete a new workspace
New Waveform	Enables you to create a new waveform
View Design Browser	Lists the files in your design, can be seen to the leftmost corner
	Lists the availabe signals in your design, can be seen to the leftmost
View Structures	corner
View Console	Display screen, can be seen at the bottom
Language Assistant	Helps you with the syntax of VHDL data types
Find in files	Search engine with in your design
Compile	Compiles the design file selected
Compile All	Compiles all the files in your design
Run	Runs the simulation until you stop
Run Until	Runs simulation until specified point of time is reached
Run For	Runs simulation for specified amount of time
<b>Restart Simulation</b>	Reloads the design and resets the simulation time to zero
End Simulation	Stops simulation

Ele Edit Search View Works	space D	jesign Sir	nulation	[ools ]	Mindow !	delp													$\diamond$ »
🖗 • 📽 🖶  💥 📕	6	۹ 🔳 ۵		3 1	119	-	0	4	٩	ي چ		• 1	H 🛓	100	ns ÷	44	II <u>≤</u> IÞ	€⊒ (⊒ ç⊒ °	
Design Browser	×	律律	E F	-	:)= ={E	13	Þ			1 6	13		. 1						
ign proviser					the after	1-	2	0		11 (2)	1.00		1		100				
		ł	hen																
		otho	Uncomment																
		0	õ																

Comment	Comments the selected portion of your code
Uncomment	Uncomments the selected portion of your code

• Language Assistant helps you with the syntax of the VHDL data types.



#### **Compiling the Design**

• Once the design is ready, compile it either by clicking on the toolbar as shown or hit **F11** or choose **Design > Compile.** 

◎ - ◎ 🖉 🐇 🕷 📕 🚳 🖉 🖳 🖓 🛗 🛗 🗑 📲 🖓 📲 🖉 📲 🚳 🗮 🕷 🛃 👘 🗄 👘 🗄 👘 🗄 👘 🗄 👘	► <mark></mark> ¶⊒ ⊊⊒ <sup>≫</sup>
Design Browser 🔭 🐐 🧧 🦉 🌋 🌋 🗱 💷 🍕 🖊 🕄 🔂 🍰 🔶 🔳 🔳 💀 🕨	- 16 

#### **Console window**


• Console window appears at the bottom of the page with a **success** message if design is free of errors.

acom -work example \$DSN/src/or3.vhd	
<pre>= # Compile</pre>	
* File: c:\My Designs\lab\example\src\or3.vhd	
= # Compile Entity "or3"	
a # Compile Architecture "behave" of Entity "or3"	
• ‡ Compile success 0 Errors 0 Warnings Analysis time : 0.3 [s]	
>	

#### **Generating Testbench**

NOTE: To add your testbench, click Add New File>Add Files to Design as in 8A.

- Testbench is a .vhd file that applies stimulus to your design in order to analyze the results or to Verify the functional simulation of your design.
- Once your design is compiled, Testbench can be generated as **Tools > Generate Testbench**.



- Select the Design Unit (Entity and Architecture names of your design for which Testbench has to be generated from the drop down menu as shown below).
- select testbench type as **Single Process**; Proceed by clicking **Next**.
- In start up step 10 we chose entity & architecture name to be default as source file name Which is "or3", if they are different from or3 select appropriate one from the drop down list.

揮	律 羅 権 🛒	2 = = 42   <del>12</del>   <b>5</b>   <b>6</b>   <i>s</i> ≠ ¶   12   2 =   <b>1</b>   <b>1</b>
1 %		▲ ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ●
1 2 3 4		Test Bench Generator Wizard
5 6 7	Author Company 	Select the design unit for which you want to generate a test bench. The wizard will generate appropriate source files and a macro file for the test bench.
8		Entity:
9 10	File	or3
11 12	Generated From	
13 14	Prom By 	or3 v
15 16		Test Bench Type:
17	Descriptio	Single Process     WAVES Based
18 19		
20		
21 22	{{ Section and may	
23 24	{entity {or	
25 26	library IEEE; use IEEE.STD	
27	-	
28 29	entity or3 is port(	
30	a :	
31 32	b : c :	< Back Next > Cancel Help
33 34	); end or3;	
35 36	)) End of a	automatically maintained section

- Testbench generator wizard appears with all your input ports under UUT (Unit under test) ports.
- Proceed by clicking **Next**.

X 🗈 🖻	Test Bench Generator Wizard	3.16
78 79	Define test vectors.	
80 81 82 83 84 85	Test vectors from file Select this check box if you want to use previously created test vectors saved in a waveform file. Select a test vector file:	
86 87 -	Browse	
88 89 end 1 90	Signale found in file: UUT pots:	
90 91 confi 92 1	B	
93 94 95		
96 e 97 end 1 98		
99 100		
or3.vhc	1	
tor allocat ay, January		
en initial: l: or3_tb	< Back Next > Cancel Help	

• Click **Next** as the tool generates the names for all the design units, you can change them (Not Recommended).

存存置		
X 🖻 🖻	Fest Bench Generator Wizard	1 % K
78 79	Enter the test bench specification.	
80 81 82	Type the name of the test bench entity: or3.tb	
83 84 85	' Type the name of the test bench architecture: TB_ARCHITECTURE	
86 87 - 88	Type the name of the test bench source file:	
89 end 1 90 91 confi	Type the name of the folder for test bench files:	
92 1 93 94	TestBench	
95 96 e 97 end 1		
98 99 100		
or3.vhc		
or allocat y, January n initiali		
: or3_tb	<back (next=""> ) Cancel Help</back>	


• Click **Finish** to proceed, the window below shows the files generated by the Testbench.

	Test Bench Generator Wizard 🛛 🔀	1 72 74
3	The wizard is ready to generate test bench files.	
2	The following files will be generated:	
2	Test bench file(s):	
	.\src\TestBench\or3_TBvhd	
end 1		
confi	File with configuration for timing simulation:	
confi	.\src.\TestBench\or3_TBtim_cfg.vhd	
	☐ Generate	
	Simulation macro (DO file):	
end 1	.\src\TestBench\or3_TBruntest.do	
0		
1		
or3.vhc		
allocat January		
initial		


**NOTE:** Add your test conditions to the Testbench, **Hit F11** to compile.

#### **Getting Started with the Simulation**


- Simulation allows you to test the behavior of your design under the given input conditions and specifications.
- Once your design files (source code & testbench) are compiled without any errors, select the **Top level** unit as your testbench as shown below in the design browser.



• Initialize simulation by selecting Simulation > Initialize Simulation.



• Click **Structures** (circled below) to see all the ports, select all the signals you want to add to a waveform, right click on the signals selected and add them to the waveform as shown below.



• Hit F5 to run or select **Simulation > Run For.** 

🖗 🕶 🖨 🐹 🐰 🔳 🐔	🂱 🧾 🔎 👫	號 🌮 🎁 🚏	8 🖬	0	<b>\$</b> \$	۲	8	• •	▶	100 ns	÷ •		I	1	۴I	Ç⊒ ç	≡ >>
Design Browser 💦 🗙	X @ @	D Q A D	.⊥ k	RU 🔍	Q Q	Q	প্য 🕥	口魚	8	₩± ±N	4	52	1	%	% ?	8	
🗛 or3_tb (tb_architecture) 🛛 🗨	Name	Value	Sti	1 20	) i 40	) i	60 1 8	3,0 i	10 99.1	8 ns	40 i	160	ı 18	ο,	200	220	1 24
O Unsorted	nr A	1		لــــــــــــــــــــــــــــــــــــــ				ſ									
Workspace 'lab': 2 des	лг В	1						5									
-∰ are ⊡∰ example	w C	1					]	<u></u>									
Add New File	™ Z	1					1	<u></u>	-								
1  ⊕																	
TestBench																	

#### Wave Window Toolbar



Zoom in	Zoom in from the current view
Zoom out	Zoom out from the current view
Zoom to fit	Zoom to fit the screen
Add signals	Adds signals to your waveform