


Slide 1


Flip-Flops

Cross-NOR SR flip-flop



S	R	Q	\bar{Q}	
0	0	Q	\bar{Q}	hold
0	1	0	1	reset
1	0	1	0	set
1	1	0	0	not used

Cross-NAND SR flip-flop



S	R	Q	\bar{Q}	
0	0	1	1	not used
0	1	0	1	reset
1	0	1	0	set
1	1	Q	\bar{Q}	hold

Slide 2

Clocked Level-Triggered NAND SR Flip-Flop


CLK	S	R	Q	\bar{Q}	
0	0	0	Q	\bar{Q}	hold
0	0	1	Q	\bar{Q}	hold SR inputs
0	1	0	Q	\bar{Q}	hold disabled
0	1	1	Q	\bar{Q}	hold
1	0	0	0	0	hold
1	0	1	0	1	reset SR inputs
1	1	0	1	0	set enabled
1	1	1	Q	\bar{Q}	indeterminate

6.071 Digital Logic 2


Slide 3

Edge-Triggered SR Flip-Flops

We can make the level triggered flip-flop more flexible (in terms of timing control) by turning it into an edge-triggered flip-flop. An edge-triggered flip-flop only samples the inputs during either a positive or negative clock edge. This conversion can be done by taking the clock signal and running it through a level-triggered, pulse generator network and taking the corresponding output as the clock signal.



Slide 4



Slide 5

D-Type Flip-Flops

Basic D-type flip-flop or latch

NAND made into an inverter

D	Q	\bar{Q}	
0	0	1	Reset
1	1	0	Set

logic symbol

6.071 Digital Logic 5

Slide 6

Divide by Two Circuit

Note: Edge Detector


At clock pulse edge, Q goes to D

CLK
↑
Q
Q̄
D


So every time there is a clock pulse, Q is set to the old value of D. Therefore, Q changes (as does D) but by the time D changes, the edge is past.

6.071 Digital Logic 6


Slide 7



Slide 8





Slide 9




Slide 10

Synchronizer 2

We see timing is important, so we want to synchronize signals.




Slide 11



Slide 12

JK Flip-Flops 2



R_{in} is (0,X) \therefore output is high; S_{in} is (0,1) \therefore output is high.

\therefore all outputs are high.

The problem is that you can not “hold” this condition. The input 1,1 can only hold outputs of (0,1) or (1,0).

Slide 13


JK Flip-Flops 3

Positive edge-trigger					
C	J	K	Q	\bar{Q}	
0	X	X	Q	\bar{Q}	hold
1	X	X	Q	\bar{Q}	hold
↓	X	X	Q	\bar{Q}	hold
↑	0	0	Q	\bar{Q}	hold
↑	0	1	0	1	Reset
↑	1	0	1	0	Set
↑	1	1	\bar{Q}	Q	Toggle

Negative edge-trigger					
C	J	K	Q	\bar{Q}	
0	X	X	Q	\bar{Q}	hold
1	X	X	Q	\bar{Q}	hold
↑	X	X	Q	\bar{Q}	hold
↓	0	0	Q	\bar{Q}	hold
↓	0	1	0	1	Reset
↓	1	0	1	0	Set
↓	1	1	\bar{Q}	Q	Toggle


6.071 Digital Logic 13

Slide 14



Slide 15

**JK Flip-Flop with Preset and Clear
(Negative Edge-Triggered)**




PRE	CLR	CLK	J	K	Q	\bar{Q}	
0	1	X	X	X	1	0	Preset
1	0	X	X	X	0	1	Clear
0	0	X	X	X	1	$\bar{1}$	not used
1	1	↓	0	0	Q_0	\bar{Q}_0	hold
1	1	↓	0	1	0	0	Reset
1	1	↓	1	0	0	0	Set
1	1	↓	1	1	\bar{Q}_0	Q_0	Toggle
1	1	↑ _{0,1}	1	1	Q_0	Q_0	hold

Q_0 = state of Q before HIGH-to-LOW edge of clock.

6.071 Digital Logic
15

Slide 16

**JK Flip-Flop with Preset and Clear
(Positive Edge-Triggered)**




	PRE	CLR	CLK	J	K	Q	\bar{Q}	
	0	1	X	X	X	1	0	Preset
	1	0	X	X	X	0	1	Clear
	0	0	X	X	X	1	$\bar{1}$	not used
	1	1	\uparrow	0	0	Q_0	\bar{Q}_0	hold
	1	1	\uparrow	0	1	0	0	Reset
	1	1	\uparrow	1	0	0	0	Set
	1	1	\uparrow	1	1	\bar{Q}_0	Q_0	Toggle
	1	1	\downarrow 0,1	1	1	Q_0	Q_0	hold


Q_0 = state of Q before LOW-to-HIGH edge of clock.

6.071 Digital Logic 16


Slide 17



Slide 18




Slide 19




4-Bit Counter IC

The 7493's internal structure consists of four JK flip-flops connected to provide separate MOD-2 and MOD-8 sections. Both of these are clocked by separate clock inputs. The MOD-2 uses C_{p0} as its clock input while MOD-8 uses C_{p1} .



Slide 21

74193 Presettable 4-bit Binary Up/Down Counter




	Inputs								Outputs					
	MR ₁	$\overline{\text{PL}}$	C _{pu}	C _{pd}	D ₀	D ₁	D ₂	D ₃	Q ₀	Q ₁	Q ₂	Q ₃	$\overline{\text{TC}}_{\text{U}}$	$\overline{\text{TC}}_{\text{D}}$
Reset	H	X	X	L	X	X	X	X	L	L	L	L	H	L
Parallel load	H	X	X	H	X	X	X	X	L	L	L	L	H	H
	L	L	X	L	L	L	L	L	L	L	L	L	H	L
	L	L	L	X	H	H	H	H	L	L	L	L	H	H
	L	L	H	X	H	H	H	H	H	H	H	H	L	H
count up	H	L	H	H	L	L	L	L	H	H	H	H	H	H
count down	H	H	↑	H	X	X	X	X	Count up				H	H
	L	H	H	↑	X	X	X	X	Count down				H	H


H = HIGH voltage level; L = LOW voltage level; X = don't care; ↑ = LOW-to-HIGH voltage transition

Block Diagrams of Various Shift Registers


Serial in / Serial out:




Parallel in / Serial out:



Serial in / Parallel out:



Creating Devices



Some device creating power -
 There are two modes for destruction

- 1.) Short term t_{on} is too long. Instantaneous heat load too high. Assume no heat dissipation during t_{on} .
- 2.) long term - duty cycle t_{on}/t_{off} too high.

∴ Test for 2 conditions

$t_{on} < t_{max}$
 $t_{on}/t_{off} < \text{duty cycle}$

clock- $t_c \equiv \text{period}$

ON \rightarrow AND \rightarrow up

clock/n

ON \rightarrow NOT \rightarrow AND \rightarrow reset

n-bits

MSB LSB

overflow counter zero?

up down reset

If overflow trigger relay
 $t_c \cdot 2^n = t_{max}$
 If zero disable, clock until
 next \uparrow edge of ON

6.071 Digital Logic


Problem

Explain why mon-stable is not so useful.


Solve problem using:

1x 555 - clock
flip/flops, simple logic ...
1x up/down counter
borrow
carry
clear


Slide 25




Slide 26



Slide 27



Slide 28



Slide 29

