

EXPERIMENT 10

10. Design of a 4-bit Arithmetic Unit

10.1 Objectives:

The objectives of this lab are:

- To design a 4-bit Arithmetic Unit (AU)
- To experimentally check the operation of the AU

10.2 Overview

An Arithmetic Unit is a combinational circuit that performs arithmetic micro-operations on a pair of n-bit operands (ex. A[3:0] and B[3:0]). The operations performed by an AU are controlled by a set of function-select inputs. In this lab you will design a 4-bit AU with 2 function-select inputs: Select S1 and S0 inputs. The functions performed by the AU are specified in Table 10.1. A block diagram is given in Figure 10.1

Table 10.1: Functions of AU.

S1	S0	C0	FUNCTION	OPERATION
0	0	0	A	Transfer A
0	0	1	A + 1	Increment A by 1
0	1	0	A + B	Add A and B
0	1	1	A + B + 1	Increment the sum of A and B by 1
1	0	0	A + B'	A plus one's complement of B
1	0	1	A - B	Subtract B from A (i.e. B' + A + 1)
1	1	0	A' + B	B plus one's complement of A
1	1	1	B - A	B minus A (or A' + B + 1)




Figure 10.1: Block diagram of the 4-bit AU.

10.4 Pre-Lab

- Read section 7-7 (the arithmetic/logic unit) of your text book (pp. 360-365).
- Give the truth tables for the X_i and Y_i functions with inputs S_1, S_0 and A_i , and S_1, S_0 and B_i , respectively. Fill out the Table 10.2. Notice that in definition Table 10.1 of the AU, the variable C_0 acts as the Carry input. Depending on the value of C_0 , one performs the function on the odd or even entries of the definition table I. As an example the first entry is "transfer A" (for $C_0=0$) while the second one is "A+1" (for $C_0=1$); similarly for $A + B$ and $A + B + 1$, etc.

Table 10.2: Truth Tables for the A and B Logic Circuits.

S_1	S_0	A_i	X_i (A Logic)	S_1	S_0	B_i	Y_i (B Logic)
0	0	0		0	0	0	
0	0	1		0	0	1	
0	1	0		0	1	0	
0	1	1		0	1	1	
1	0	0		1	0	0	
1	0	1		1	0	1	
1	1	0		1	1	0	
1	1	1		1	1	1	

- Give the K-map for X_i and Y_i functions. Find the minimum realization for X_i and Y_i .
- Draw the logic diagram for X_i and Y_i .
- Design the circuit that detects over- or underflow.
- Bring the *multiplexed seven-segment display* macro design to the lab.

10.5 In-lab:

1. Build a macro for logics A and B. this macro should have four inputs (S_1, S_0, A_i , and B_i) and two outputs (X_i and Y_i). Call it *bit-slice*.
2. You need two 4-bit (FD4CE) registers to store the values A and B.
3. You need four instances of the macro you built in step 1.
4. You need four full adders. You can build your own or find one in the Xilinx library.
5. Connect four switched (SW1, SW2, SW3, and SW4) to the inputs of the two 4-bit registers (D3, D2, D1, and D0) respectively.
6. Use SW5 to enable one of the registers and disable the other.
7. Use a button switch (BTN1) as a clock for the two registers.
8. Connect the outputs of the registers to the proper inputs of the *bit-slice* macro.
9. Connect the outputs of the *bit-slice* macros to the full adder as in Figure 10.2.




Figure 10.2: Schematic Block Diagram of the Arithmetic Unit.

10. Use the switches (SW6, SW7, and SW8) for the control signals S_1 , S_0 , and C_{in} respectively.
11. Import the *multiplexed seven-segment display* macro you built earlier and connect the outputs of the register A to the most left display and the output of register B to the second left display. Connect the outputs of the adder to the right most display as in Figure 10.3.
12. Use three LEDs for over-flow, carry-out, and sing signals.
13. Download you design and demonstrate it to the lab instructor.




Figure 10.3: Overall System, Including the 4-Bit AU and Display Units.