

# Single Cycle Processor Design

ICS 233

Computer Architecture and Assembly Language

Prof. Muhamed Mudawar

College of Computer Sciences and Engineering

King Fahd University of Petroleum and Minerals


## Presentation Outline

- ❖ **Designing a Processor: Step-by-Step**
- ❖ Datapath Components and Clocking
- ❖ Assembling an Adequate Datapath
- ❖ Controlling the Execution of Instructions
- ❖ The Main Controller and ALU Controller
- ❖ Drawback of the single-cycle processor design

## The Performance Perspective

### ❖ Recall, performance is determined by:

- ❖ Instruction count
- ❖ Clock cycles per instruction (CPI)
- ❖ Clock cycle time



### ❖ Processor design will affect

- ❖ Clock cycles per instruction
- ❖ Clock cycle time

### ❖ Single cycle datapath and control design:

- ❖ Advantage: One clock cycle per instruction
- ❖ Disadvantage: long cycle time

Single Cycle Processor Design

ICS 233 – Computer Architecture & Assembly Language

© Muhamed Mudawar – slide 3

## Designing a Processor: Step-by-Step

### ❖ Analyze instruction set => **datapath requirements**

- ❖ The meaning of each instruction is given by the **register transfers**
- ❖ Datapath must include storage elements for ISA registers
- ❖ Datapath must support each register transfer

### ❖ Select **datapath components** and **clocking methodology**

### ❖ Assemble **datapath** meeting the requirements

### ❖ Analyze implementation of **each instruction**

- ❖ Determine the setting of **control signals** for register transfer

### ❖ Assemble the **control logic**


Single Cycle Processor Design

ICS 233 – Computer Architecture & Assembly Language

© Muhamed Mudawar – slide 4

## Review of MIPS Instruction Formats

- ❖ All instructions are **32-bit wide**
- ❖ Three instruction formats: **R-type**, **I-type**, and **J-type**



- ◇ Op<sup>6</sup>: 6-bit opcode of the instruction
- ◇ Rs<sup>5</sup>, Rt<sup>5</sup>, Rd<sup>5</sup>: 5-bit source and destination register numbers
- ◇ sa<sup>5</sup>: 5-bit shift amount used by shift instructions
- ◇ funct<sup>6</sup>: 6-bit function field for R-type instructions
- ◇ immediate<sup>16</sup>: 16-bit immediate value or address offset
- ◇ immediate<sup>26</sup>: 26-bit target address of the jump instruction

## MIPS Subset of Instructions

- ❖ Only a subset of the MIPS instructions are considered
  - ◇ ALU instructions (R-type): **add, sub, and, or, xor, slt**
  - ◇ Immediate instructions (I-type): **addi, slti, andi, ori, xori**
  - ◇ Load and Store (I-type): **lw, sw**
  - ◇ Branch (I-type): **beq, bne**
  - ◇ Jump (J-type): **j**
- ❖ This subset does not include all the integer instructions
- ❖ But sufficient to illustrate design of datapath and control
- ❖ Concepts used to implement the MIPS subset are used to construct a broad spectrum of computers

## Details of the MIPS Subset

Instruction	Meaning	Format						
add rd, rs, rt	addition	op <sup>6</sup> = 0	rs <sup>5</sup>	rt <sup>5</sup>	rd <sup>5</sup>	0	0x20	
sub rd, rs, rt	subtraction	op <sup>6</sup> = 0	rs <sup>5</sup>	rt <sup>5</sup>	rd <sup>5</sup>	0	0x22	
and rd, rs, rt	bitwise and	op <sup>6</sup> = 0	rs <sup>5</sup>	rt <sup>5</sup>	rd <sup>5</sup>	0	0x24	
or rd, rs, rt	bitwise or	op <sup>6</sup> = 0	rs <sup>5</sup>	rt <sup>5</sup>	rd <sup>5</sup>	0	0x25	
xor rd, rs, rt	exclusive or	op <sup>6</sup> = 0	rs <sup>5</sup>	rt <sup>5</sup>	rd <sup>5</sup>	0	0x26	
slt rd, rs, rt	set on less than	op <sup>6</sup> = 0	rs <sup>5</sup>	rt <sup>5</sup>	rd <sup>5</sup>	0	0x2a	
addi rt, rs, im <sup>16</sup>	add immediate	0x08	rs <sup>5</sup>	rt <sup>5</sup>	im <sup>16</sup>			
slti rt, rs, im <sup>16</sup>	slt immediate	0x0a	rs <sup>5</sup>	rt <sup>5</sup>	im <sup>16</sup>			
andi rt, rs, im <sup>16</sup>	and immediate	0x0c	rs <sup>5</sup>	rt <sup>5</sup>	im <sup>16</sup>			
ori rt, rs, im <sup>16</sup>	or immediate	0x0d	rs <sup>5</sup>	rt <sup>5</sup>	im <sup>16</sup>			
xori rt, im <sup>16</sup>	xor immediate	0x0e	rs <sup>5</sup>	rt <sup>5</sup>	im <sup>16</sup>			
lw rt, im <sup>16</sup> (rs)	load word	0x23	rs <sup>5</sup>	rt <sup>5</sup>	im <sup>16</sup>			
sw rt, im <sup>16</sup> (rs)	store word	0x2b	rs <sup>5</sup>	rt <sup>5</sup>	im <sup>16</sup>			
beq rs, rt, im <sup>16</sup>	branch if equal	0x04	rs <sup>5</sup>	rt <sup>5</sup>	im <sup>16</sup>			
bne rs, rt, im <sup>16</sup>	branch not equal	0x05	rs <sup>5</sup>	rt <sup>5</sup>	im <sup>16</sup>			
j im <sup>26</sup>	jump	0x02	im <sup>26</sup>					

Single Cycle Processor Design

ICS 233 – Computer Architecture & Assembly Language

© Muhamed Mudawar – slide 7

## Register Transfer Level (RTL)

- ❖ RTL is a description of data flow between registers
- ❖ RTL gives a **meaning** to the instructions
- ❖ All instructions are fetched from memory at address PC

### Instruction RTL Description

<b>ADD</b>	Reg(Rd) ← Reg(Rs) + Reg(Rt);	PC ← PC + 4
<b>SUB</b>	Reg(Rd) ← Reg(Rs) – Reg(Rt);	PC ← PC + 4
<b>ORI</b>	Reg(Rt) ← Reg(Rs)   zero_ext(1m16);	PC ← PC + 4
<b>LW</b>	Reg(Rt) ← MEM[Reg(Rs) + sign_ext(1m16)];	PC ← PC + 4
<b>SW</b>	MEM[Reg(Rs) + sign_ext(1m16)] ← Reg(Rt);	PC ← PC + 4
<b>BEQ</b>	if (Reg(Rs) == Reg(Rt)) PC ← PC + 4 + 4 × sign_extend(1m16) else PC ← PC + 4	

Single Cycle Processor Design

ICS 233 – Computer Architecture & Assembly Language

© Muhamed Mudawar – slide 8

## Instructions are Executed in Steps

❖ <b>R-type</b>	Fetch instruction:	$\text{Instruction} \leftarrow \text{MEM}[\text{PC}]$
	Fetch operands:	$\text{data1} \leftarrow \text{Reg}(\text{Rs}), \text{data2} \leftarrow \text{Reg}(\text{Rt})$
	Execute operation:	$\text{ALU\_result} \leftarrow \text{func}(\text{data1}, \text{data2})$
	Write ALU result:	$\text{Reg}(\text{Rd}) \leftarrow \text{ALU\_result}$
	Next PC address:	$\text{PC} \leftarrow \text{PC} + 4$
❖ <b>I-type</b>	Fetch instruction:	$\text{Instruction} \leftarrow \text{MEM}[\text{PC}]$
	Fetch operands:	$\text{data1} \leftarrow \text{Reg}(\text{Rs}), \text{data2} \leftarrow \text{Extend}(\text{imm16})$
	Execute operation:	$\text{ALU\_result} \leftarrow \text{op}(\text{data1}, \text{data2})$
	Write ALU result:	$\text{Reg}(\text{Rt}) \leftarrow \text{ALU\_result}$
	Next PC address:	$\text{PC} \leftarrow \text{PC} + 4$
❖ <b>BEQ</b>	Fetch instruction:	$\text{Instruction} \leftarrow \text{MEM}[\text{PC}]$
	Fetch operands:	$\text{data1} \leftarrow \text{Reg}(\text{Rs}), \text{data2} \leftarrow \text{Reg}(\text{Rt})$
	Equality:	$\text{zero} \leftarrow \text{subtract}(\text{data1}, \text{data2})$
	Branch:	if (zero) $\text{PC} \leftarrow \text{PC} + 4 + 4 \times \text{sign\_ext}(\text{imm16})$ else $\text{PC} \leftarrow \text{PC} + 4$

Single Cycle Processor Design

ICS 233 – Computer Architecture & Assembly Language

© Muhamed Mudawar – slide 9

## Instruction Execution - cont'd

❖ <b>LW</b>	Fetch instruction:	$\text{Instruction} \leftarrow \text{MEM}[\text{PC}]$
	Fetch base register:	$\text{base} \leftarrow \text{Reg}(\text{Rs})$
	Calculate address:	$\text{address} \leftarrow \text{base} + \text{sign\_extend}(\text{imm16})$
	Read memory:	$\text{data} \leftarrow \text{MEM}[\text{address}]$
	Write register Rt:	$\text{Reg}(\text{Rt}) \leftarrow \text{data}$
	Next PC address:	$\text{PC} \leftarrow \text{PC} + 4$
❖ <b>SW</b>	Fetch instruction:	$\text{Instruction} \leftarrow \text{MEM}[\text{PC}]$
	Fetch registers:	$\text{base} \leftarrow \text{Reg}(\text{Rs}), \text{data} \leftarrow \text{Reg}(\text{Rt})$
	Calculate address:	$\text{address} \leftarrow \text{base} + \text{sign\_extend}(\text{imm16})$
	Write memory:	$\text{MEM}[\text{address}] \leftarrow \text{data}$
	Next PC address:	$\text{PC} \leftarrow \text{PC} + 4$
❖ <b>Jump</b>	Fetch instruction:	$\text{Instruction} \leftarrow \text{MEM}[\text{PC}]$
	Target PC address:	$\text{target} \leftarrow \text{PC}[31:28] \parallel \text{Imm26} \parallel \text{'00'}$
	Jump:	$\text{PC} \leftarrow \text{target}$

concatenation

Single Cycle Processor Design

ICS 233 – Computer Architecture & Assembly Language

© Muhamed Mudawar – slide 10

## Requirements of the Instruction Set

- ❖ Memory
  - ❖ **Instruction memory** where instructions are stored
  - ❖ **Data memory** where data is stored
- ❖ Registers
  - ❖ **31 × 32-bit general purpose registers**, R0 is always zero
  - ❖ Read source register Rs
  - ❖ Read source register Rt
  - ❖ Write destination register Rt or Rd
- ❖ Program counter **PC register** and **Adder** to increment PC
- ❖ Sign and Zero **extender** for immediate constant
- ❖ **ALU** for executing instructions


## Next ...

- ❖ Designing a Processor: Step-by-Step
- ❖ **Datapath Components and Clocking**
- ❖ Assembling an Adequate Datapath
- ❖ Controlling the Execution of Instructions
- ❖ The Main Controller and ALU Controller
- ❖ Drawback of the single-cycle processor design

## Components of the Datapath


### ❖ Combinational Elements

- ❖ ALU, Adder
- ❖ Immediate extender
- ❖ Multiplexers



### ❖ Storage Elements

- ❖ Instruction memory
- ❖ Data memory
- ❖ PC register
- ❖ Register file



### ❖ Clocking methodology

- ❖ Timing of writes

Single Cycle Processor Design

ICS 233 – Computer Architecture & Assembly Language


© Muhamed Mudawar – slide 13

## Register Element

### ❖ Register

- ❖ Similar to the D-type Flip-Flop

### ❖ n-bit input and output



### ❖ Write Enable (WE):

- ❖ Enable / disable writing of register
- ❖ Negated (0): Data\_Out will not change
- ❖ Asserted (1): Data\_Out will become Data\_In **after clock edge**

### ❖ Edge triggered Clocking

- ❖ Register output is modified at **clock edge**


Single Cycle Processor Design

ICS 233 – Computer Architecture & Assembly Language


© Muhamed Mudawar – slide 14

## MIPS Register File

- ❖ Register File consists of 32 x 32-bit registers
  - ❖ **BusA** and **BusB**: 32-bit output busses for reading 2 registers
  - ❖ **BusW**: 32-bit input bus for writing a register when **RegWrite** is 1
  - ❖ Two registers read and one written in a cycle
- ❖ Registers are selected by:
  - ❖ **RA** selects register to be **read** on **BusA**
  - ❖ **RB** selects register to be **read** on **BusB**
  - ❖ **RW** selects the register to be **written**
- ❖ Clock input
  - ❖ The clock input is **used ONLY** during **write** operation
  - ❖ During read, register file behaves as a **combinational logic** block
    - RA or RB valid => BusA or BusB valid after **access time**





## Details of the Register File





## Tri-State Buffers

- ❖ Allow multiple sources to drive a single bus
- ❖ Two Inputs:
  - ❖ Data\_in
  - ❖ Enable (to enable output)
- ❖ One Output: Data\_out
  - ❖ If (Enable) Data\_out = Data\_in
  - else Data\_out = High Impedance state (output is disconnected)
- ❖ Tri-state buffers can be used to build multiplexors




Single Cycle Processor Design

ICS 233 – Computer Architecture & Assembly Language

© Muhamed Mudawar – slide 17

## Building a Multifunction ALU




Single Cycle Processor Design

ICS 233 – Computer Architecture & Assembly Language

© Muhamed Mudawar – slide 18

## Details of the Shifter

- ❖ Implemented with multiplexers and wiring
- ❖ Shift Operation can be: **SLL**, **SRL**, **SRA**, or **ROR**
- ❖ Input Data is extended to 63 bits according to **Shift Op**
- ❖ The 63 bits are shifted right according to  $S_4S_3S_2S_1S_0$



## Details of the Shifter - cont'd

- ❖ Input data is extended from 32 to 63 bits as follows:
  - ✧ If shift op = SRL then  $\text{ext\_data}[62:0] = 0^{31} \parallel \text{data}[31:0]$
  - ✧ If shift op = SRA then  $\text{ext\_data}[62:0] = \text{data}[31]^{31} \parallel \text{data}[31:0]$
  - ✧ If shift op = ROR then  $\text{ext\_data}[62:0] = \text{data}[30:0] \parallel \text{data}[31:0]$
  - ✧ If shift op = SLL then  $\text{ext\_data}[62:0] = \text{data}[31:0] \parallel 0^{31}$
- ❖ For SRL, the 32-bit input data is zero-extended to 63 bits
- ❖ For SRA, the 32-bit input data is sign-extended to 63 bits
- ❖ For ROR, 31-bit extension = lower 31 bits of data
- ❖ Then, shift right according to the shift amount
- ❖ As the extended data is shifted right, the upper bits will be: 0 (SRL), sign-bit (SRA), or lower bits of data (ROR)

## Implementing Shift Left Logical

- ❖ The wiring of the above shifter dictates a right shift
- ❖ However, we can convert a left shift into a right shift
- ❖ For SLL, 31 zeros are appended to the right of data
  - ✧ To shift left by 0 is equivalent to shifting right by 31
  - ✧ To shift left by 1 is equivalent to shifting right by 30
  - ✧ To shift left by 31 is equivalent to shifting right by 0
  - ✧ Therefore, for SLL use the **1's complement** of the shift amount
- ❖ ROL is equivalent to ROR if we use  $(32 - \text{rotate amount})$
- ❖ ROL by 10 bits is equivalent to ROR by  $(32-10) = 22$  bits
- ❖ Therefore, software can convert ROL to ROR


Single Cycle Processor Design

ICS 233 – Computer Architecture & Assembly Language

© Muhamed Mudawar – slide 21

## Instruction and Data Memories

- ❖ Instruction memory needs only provide read access
  - ✧ Because datapath does not write instructions
  - ✧ Behaves as combinational logic for read
  - ✧ **Address** selects **Instruction** after **access time**
- ❖ Data Memory is used for load and store
  - ✧ **MemRead**: enables output on **Data\_out**
    - **Address** selects the word to put on **Data\_out**
  - ✧ **MemWrite**: enables writing of **Data\_in**
    - **Address** selects the memory word to be written
    - The **Clock** synchronizes the write operation
- ❖ Separate instruction and data memories
  - ✧ Later, we will replace them with **caches**




Single Cycle Processor Design

ICS 233 – Computer Architecture & Assembly Language

© Muhamed Mudawar – slide 22

## Clocking Methodology

- ❖ Clocks are needed in a sequential logic to decide when a state element (register) should be updated
- ❖ To ensure correctness, a **clocking methodology** defines when data can be written and read
- ❖ We assume **edge-triggered clocking**
- ❖ All state changes occur on the **same clock edge**
- ❖ Data must be **valid** and **stable** before arrival of clock edge



Single Cycle Processor Design


ICS 233 – Computer Architecture & Assembly Language

© Muhamed Mudawar – slide 23

- ❖ Edge-triggered clocking allows a register to be read and written during same clock cycle

## Determining the Clock Cycle

- ❖ With edge-triggered clocking, the clock cycle must be long enough to accommodate the path from one register through the combinational logic to another register



- ❖  $T_{clk-q}$ : clock to output delay through register
- ❖  $T_{max\_comb}$ : longest delay through combinational logic
- ❖  $T_s$ : setup time that input to a register must be stable before arrival of clock edge
- ❖  $T_h$ : hold time that input to a register must hold after arrival of clock edge
- ❖ Hold time ( $T_h$ ) is normally satisfied since  $T_{clk-q} > T_h$

$$T_{cycle} \geq T_{clk-q} + T_{max\_comb} + T_s$$

Single Cycle Processor Design

ICS 233 – Computer Architecture & Assembly Language

© Muhamed Mudawar – slide 24

## Clock Skew

- ❖ Clock skew arises because the clock signal uses **different paths** with slightly **different delays** to reach state elements
- ❖ Clock skew is the **difference in absolute time** between when two storage elements see a clock edge
- ❖ With a clock skew, the clock cycle time is increased

$$T_{\text{cycle}} \geq T_{\text{clk-q}} + T_{\text{max\_combinational}} + T_{\text{setup}} + T_{\text{skew}}$$


- ❖ Clock skew is reduced by balancing the clock delays

## Next ...

- ❖ Designing a Processor: Step-by-Step
- ❖ Datapath Components and Clocking
- ❖ **Assembling an Adequate Datapath**
- ❖ **Controlling the Execution of Instructions**
- ❖ The Main Controller and ALU Controller
- ❖ Drawback of the single-cycle processor design

## Instruction Fetching Datapath

- ❖ We can now assemble the datapath from its components
- ❖ For instruction fetching, we need ...
  - ❖ Program Counter (PC) register
  - ❖ Instruction Memory
  - ❖ Adder for incrementing PC




Single Cycle Processor Design

ICS 233 – Computer Architecture & Assembly Language

© Muhamed Mudawar – slide 27

## Datapath for R-type Instructions



Rs and Rt fields select two registers to read. Rd field selects register to write

BusA & BusB provide data input to ALU. ALU result is connected to BusW

Same clock updates PC and Rd register


- ❖ Control signals
  - ❖ ALU Ctrl is derived from the funct field because Op = 0 for R-type
  - ❖ RegWrite is used to enable the writing of the ALU result

Single Cycle Processor Design

ICS 233 – Computer Architecture & Assembly Language

© Muhamed Mudawar – slide 28


## Datapath for I-type ALU Instructions



### ❖ Control signals

- ❖ ALU Ctrl is derived from the **Op** field
- ❖ RegWrite is used to enable the writing of the **ALU result**
- ❖ ExtOp is used to control the extension of the 16-bit immediate


## Combining R-type & I-type Datapaths



### ❖ Control signals

- ❖ ALU Ctrl is derived from either the **Op** or the **funct** field
- ❖ RegWrite enables the writing of the **ALU result**
- ❖ ExtOp controls the extension of the 16-bit immediate
- ❖ RegDst selects the register destination as either **Rt** or **Rd**
- ❖ ALUSrc selects the 2<sup>nd</sup> ALU source as **BusB** or **extended immediate**

## Controlling ALU Instructions




Single Cycle Processor Design

ICS 233 – Computer Architecture & Assembly Language

© Muhamed Mudawar – slide 31

## Details of the Extender

- ❖ Two types of extensions
  - ✧ Zero-extension for unsigned constants
  - ✧ Sign-extension for signed constants
- ❖ Control signal **ExtOp** indicates type of extension
- ❖ Extender Implementation: wiring and **one AND** gate



Single Cycle Processor Design


ICS 233 – Computer Architecture & Assembly Language

© Muhamed Mudawar – slide 32



## Adding Data Memory to Datapath

- ❖ A **data memory** is added for **load** and **store** instructions



ALU calculates data memory address


A 3<sup>rd</sup> mux selects data on BusW as either ALU result or memory data<sub>out</sub>

- ❖ Additional Control signals

- ❖ MemRead for load instructions
- ❖ MemWrite for store instructions
- ❖ MemtoReg selects data on BusW as ALU result or Memory Data<sub>out</sub>

BusB is connected to Data<sub>in</sub> of Data Memory for store instructions

## Controlling the Execution of Load



RegDst = '0' selects Rt as destination register

RegWrite = '1' to enable writing of register file

ExtOp = 1 to sign-extend Immediate16 to 32 bits

ALUSrc = '1' selects extended immediate as second ALU input


ALUctrl = 'ADD' to calculate data memory address as Reg(Rs) + sign-extend(Imm16)

MemRead = '1' to read data memory

MemtoReg = '1' places the data read from memory on BusW

Clock edge updates PC and Register Rt

## Controlling the Execution of Store



RegDst = 'X' because no register is written

RegWrite = '0' to disable writing of register file

ExtOp = 1 to sign-extend Immediate16 to 32 bits

ALUSrc = '1' selects extended immediate as second ALU input


ALUctrl = 'ADD' to calculate data memory address as  $\text{Reg}(Rs) + \text{sign-extend}(\text{Imm16})$

MemWrite = '1' to write data memory

MemtoReg = 'X' because don't care what data is put on BusW

Clock edge updates PC and Data Memory

## Adding Jump and Branch to Datapath




### ❖ Additional Control Signals

- ❖ J, Beq, Bne for jump and branch instructions
- ❖ Zero flag of the ALU is examined
- ❖ PCSrc = 1 for jump & taken branch

Next PC logic computes jump or branch target instruction address

## Details of Next PC




Single Cycle Processor Design

ICS 233 – Computer Architecture & Assembly Language

© Muhamed Mudawar – slide 37

## Controlling the Execution of Jump



J = 1 to control jump.  
Next PC outputs Jump Target Address

MemRead, MemWrite,  
and RegWrite are 0

We don't care about RegDst,  
ExtOp, ALUSrc, ALUctrl, and MemtoReg


Clock edge updates PC register only

Single Cycle Processor Design

ICS 233 – Computer Architecture & Assembly Language

© Muhamed Mudawar – slide 38

## Controlling the Execution of Branch



Either Beq = 1 or Bne depending on opcode

ALUSrc = 0 to select value on BusB

ALUctrl = SUB to generate Zero Flag

Next PC outputs branch target address  
PCSrc = 1 if branch is taken

RegWrite, MemRead, and MemWrite are 0

Clock edge updates PC register only

Single Cycle Processor Design

ICS 233 – Computer Architecture & Assembly Language

© Muhamed Mudawar – slide 39

## Next ...


- ❖ Designing a Processor: Step-by-Step
- ❖ Datapath Components and Clocking
- ❖ Assembling an Adequate Datapath
- ❖ Controlling the Execution of Instructions
- ❖ **The Main Controller and ALU Controller**
- ❖ Drawback of the single-cycle processor design

Single Cycle Processor Design

ICS 233 – Computer Architecture & Assembly Language

© Muhamed Mudawar – slide 40

## Main Control and ALU Control



Main Control Input:

- ◇ 6-bit **opcode** field from instruction

Main Control Output:

- ◇ 10 **control signals** for the Datapath

ALU Control Input:


- ◇ 6-bit **opcode** field from instruction

- ◇ 6-bit **function** field from instruction

ALU Control Output:

- ◇ **ALUctrl** signal for ALU

## Single-Cycle Datapath + Control



## Main Control Signals

Signal	Effect when '0'	Effect when '1'
RegDst	Destination register = Rt	Destination register = Rd
RegWrite	None	Destination register is written with the data value on BusW
ExtOp	16-bit immediate is zero-extended	16-bit immediate is sign-extended
ALUSrc	Second ALU operand comes from the second register file output (BusB)	Second ALU operand comes from the extended 16-bit immediate
MemRead	None	Data memory is read Data_out ← Memory[address]
MemWrite	None	Data memory is written Memory[address] ← Data_in
MemtoReg	BusW = ALU result	BusW = Data_out from Memory
Beq, Bne	PC ← PC + 4	PC ← Branch target address If branch is taken
J	PC ← PC + 4	PC ← Jump target address

Single Cycle Processor Design

ICS 233 – Computer Architecture & Assembly Language

© Muhamed Mudawar – slide 43

## Main Control Signal Values

Op	Reg Dst	Reg Write	Ext Op	ALU Src	Beq	Bne	J	Mem Read	Mem Write	Mem toReg
R-type	1 = Rd	1	x	0=BusB	0	0	0	0	0	0
addi	0 = Rt	1	1=sign	1=Imm	0	0	0	0	0	0
slti	0 = Rt	1	1=sign	1=Imm	0	0	0	0	0	0
andi	0 = Rt	1	0=zero	1=Imm	0	0	0	0	0	0
ori	0 = Rt	1	0=zero	1=Imm	0	0	0	0	0	0
xori	0 = Rt	1	0=zero	1=Imm	0	0	0	0	0	0
lw	0 = Rt	1	1=sign	1=Imm	0	0	0	1	0	1
sw	x	0	1=sign	1=Imm	0	0	0	0	1	x
beq	x	0	x	0=BusB	1	0	0	0	0	x
bne	x	0	x	0=BusB	0	1	0	0	0	x
j	x	0	x	x	0	0	1	0	0	x

❖ X is a don't care (can be 0 or 1), used to minimize logic


Single Cycle Processor Design

ICS 233 – Computer Architecture & Assembly Language

© Muhamed Mudawar – slide 44

## Logic Equations for Control Signals

$$\begin{aligned} \text{RegDst} &= \text{R-type} \\ \text{RegWrite} &= (\text{sw} + \text{beq} + \text{bne} + \text{j}) \\ \text{ExtOp} &= (\text{andi} + \text{ori} + \text{xori}) \\ \text{ALUSrc} &= (\text{R-type} + \text{beq} + \text{bne}) \\ \text{MemRead} &= \text{lw} \\ \text{MemtoReg} &= \text{lw} \\ \text{MemWrite} &= \text{sw} \end{aligned}$$



## ALU Control Truth Table

Input		Output	4-bit
$Op^6$	$funct^6$	ALU Ctrl	Encoding
R-type	add	ADD	0000
R-type	sub	SUB	0010
R-type	and	AND	0100
R-type	or	OR	0101
R-type	xor	XOR	0110
R-type	sllt	SLT	1010
addi	x	ADD	0000
slli	x	SLT	1010
andi	x	AND	0100
ori	x	OR	0101
xori	x	XOR	0110
lw	x	ADD	0000
sw	x	ADD	0000
beq	x	SUB	0010
bne	x	SUB	0010
j	x	X	X

The 4-bit ALU Ctrl is encoded according to the ALU implementation


Other ALU control encodings are also possible. The idea is to choose a binary encoding that will simplify the logic

## Next ...

- ❖ Designing a Processor: Step-by-Step
- ❖ Datapath Components and Clocking
- ❖ Assembling an Adequate Datapath
- ❖ Controlling the Execution of Instructions
- ❖ The Main Controller and ALU Controller
- ❖ Drawback of the single-cycle processor design


## Drawbacks of Single Cycle Processor

- ❖ Long cycle time
  - ❖ All instructions take as much time as the **slowest instruction**





## Timing of a Load Instruction



Single Cycle Processor Design

ICS 233 – Computer Architecture & Assembly Language

© Muhamed Mudawar – slide 49

## Worst Case Timing - Cont'd

- ❖ Long cycle time: long enough for **Slowest** instruction
  - PC Clk-to-Q delay
  - + Instruction Memory Access Time
  - + Maximum of (
    - Register File Access Time,
    - Delay through control logic + extender + ALU mux)
  - + ALU to Perform a 32-bit Add
  - + Data Memory Access Time
  - + Delay through MemtoReg Mux
  - + Setup Time for Register File Write + Clock Skew
- ❖ Cycle time is **longer than needed** for other instructions
  - ✧ Therefore, single cycle processor design is not used in practice

Single Cycle Processor Design

ICS 233 – Computer Architecture & Assembly Language

© Muhamed Mudawar – slide 50

## Alternative: Multicycle Implementation

- ❖ Break instruction execution into **five steps**
  - ❖ Instruction fetch
  - ❖ Instruction decode, register read, target address for jump/branch
  - ❖ Execution, memory address calculation, or branch outcome
  - ❖ Memory access or ALU instruction completion
  - ❖ Load instruction completion
- ❖ **One clock cycle per step** (clock cycle is reduced)
  - ❖ First 2 steps are the same for all instructions

Instruction	# cycles	Instruction	# cycles
ALU & Store	4	Branch	3
Load	5	Jump	2

Single Cycle Processor Design

ICS 233 – Computer Architecture & Assembly Language

© Muhamed Mudawar – slide 51

## Performance Example

- ❖ Assume the following operation times for components:
  - ❖ Instruction and data memories: 200 ps
  - ❖ ALU and adders: 180 ps
  - ❖ Decode and Register file access (read or write): 150 ps
  - ❖ Ignore the delays in PC, mux, extender, and wires
- ❖ Which of the following would be faster and by how much?
  - ❖ Single-cycle implementation for all instructions
  - ❖ Multicycle implementation optimized for every class of instructions
- ❖ Assume the following instruction mix:
  - ❖ 40% ALU, 20% Loads, 10% stores, 20% branches, & 10% jumps

Single Cycle Processor Design

ICS 233 – Computer Architecture & Assembly Language

© Muhamed Mudawar – slide 52

## Solution

Instruction Class	Instruction Memory	Register Read	ALU Operation	Data Memory	Register Write	Total
ALU	200	150	180		150	680 ps
Load	200	150	180	200	150	880 ps
Store	200	150	180	200		730 ps
Branch	200	150	180 ← Compare and write PC			530 ps
Jump	200	150 ← Decode and write PC				350 ps

❖ For fixed single-cycle implementation:

✧ Clock cycle = 880 ps determined by longest delay (load instruction)

❖ For multi-cycle implementation:

✧ Clock cycle =  $\max(200, 150, 180) = 200$  ps (maximum delay at any step)

✧ Average CPI =  $0.4 \times 4 + 0.2 \times 5 + 0.1 \times 4 + 0.2 \times 3 + 0.1 \times 2 = 3.8$

❖ Speedup =  $880 \text{ ps} / (3.8 \times 200 \text{ ps}) = 880 / 760 = 1.16$

## Summary

❖ 5 steps to design a processor

- ✧ Analyze instruction set => **datapath requirements**
- ✧ Select **datapath components** & establish **clocking methodology**
- ✧ **Assemble datapath** meeting the requirements
- ✧ Analyze **implementation of each instruction** to determine **control signals**
- ✧ Assemble the **control logic**

❖ MIPS makes Control easier

- ✧ Instructions are of same size
- ✧ Source registers always in same place
- ✧ Immediates are of same size and same location
- ✧ Operations are always on registers/immediates

❖ Single cycle datapath => CPI=1, but Long Clock Cycle