<section-header><section-header><section-header><section-header><section-header><section-header><section-header><text>







































TL	.B, Page	Tabl	e, Cache Combinations
TLB	Page Table	Cache	Possible? Under what circumstances?
Hit	Hit	Hit	Yes – what we want!
Hit	Hit	Miss	Yes – although the page table is not checked if the TLB hits
Miss	Hit	Hit	Yes – TLB miss, PA in page table
Miss	Hit	Miss	Yes – TLB miss, PA in page table, but data is not in cache
Miss	Miss	Miss	Yes – page fault (page is on disk)
Hit	Miss	Hit/Miss	Impossible – TLB translation is not possible if page is not in memory
Miss	Miss	Hit	Impossible – data not allowed in cache if page is not in memory
Virtual Memory CS 2			

























•	
Intel P4	AMD Opteron
1 TLB for instructions	2 TLBs for instructions (L1 and L2)
1 TLB for data	2 TLBs for data (L1 and L2)
Both TLBs are 4-way set associative	Both L1 TLBs are fully associative
Both use ~LRU replacement	Both L1 TLBs have 40 entries
Both have 128 entries	Both L1 TLBs use ~LRU replacement
TLB misses are handled in hardware	Both L2 TLBs are 4-way set associative
	Both L2 TLBs have 512 entries
	Both L2 LTBs use round-robin LRU
	TBL misses are handled in hardware





