

# COE 308 – Computer Architecture

## Term 052 – Spring 2006

Project 2: Processor Design  
Due Saturday, May 20, 2006 by Midnight

### Objectives:

- Using the Logisim simulator
- Designing and testing a 16-bit processor
- Implementing pipelining and detecting hazards
- Teamwork

### Instruction Set Architecture

In this project, you will design a simple 16-bit MIPS-like processor with seven 16-bit general-purpose registers: R1 through R7. R0 is hardwired to zero and cannot be written, so we are left with seven registers. There is also one special-purpose 16-bit register, which is the program counter (PC). All instructions are also 16 bits. There are three instruction formats, R-type, I-type, and J-type as shown below:

#### R-type format:

4-bit opcode (Op), 3-bit register numbers (Rs, Rt, and Rd), and 3-bit function field (funct)

Op <sup>4</sup>	Rs <sup>3</sup>	Rt <sup>3</sup>	Rd <sup>3</sup>	funct <sup>3</sup>
-----------------	-----------------	-----------------	-----------------	--------------------

#### I-type format:

4-bit opcode (Op), 3-bit register number (Rs and Rt), and 6-bit immediate constant

Op <sup>4</sup>	Rs <sup>3</sup>	Rt <sup>3</sup>	Immediate <sup>6</sup>
-----------------	-----------------	-----------------	------------------------

#### J-type format:

4-bit opcode (Op) and 12-bit immediate constant

Op <sup>4</sup>	Immediate <sup>12</sup>
-----------------	-------------------------

For R-type instructions, Rs and Rt specify the two source register numbers, and Rd specifies the destination register number. The function field can specify at most eight functions for a given opcode. We will reserve opcode 0 for R-type instructions. It is also possible to reserve more opcodes, if more than eight R-type instructions exist.

For I-type instructions, Rs specifies a source register number, and Rt can be a second source or a destination register number. The immediate constant is only 6 bits because of the fixed-size nature of the instruction. The size of the immediate constant is suitable for our uses. The 6-bit immediate constant is signed (and sign-extended) for all I-type instructions.

For J-type, a 12-bit immediate constant is used for J (jump), JAL (jump-and-link), and LUI (load upper immediate) instructions.

### Instruction Encoding:

Eight R-type instructions, six I-type instructions, and three J-type instructions are defined. These instructions, their meanings, and their encodings are shown below:

Instr	Meaning	Encoding				
		Op	Rs	Rt	Rd	f
OR	$\text{Reg}(\text{Rd}) = \text{Reg}(\text{Rs}) \mid \text{Reg}(\text{Rt})$	Op = 0000	Rs	Rt	Rd	f = 000
AND	$\text{Reg}(\text{Rd}) = \text{Reg}(\text{Rs}) \& \text{Reg}(\text{Rt})$	Op = 0000	Rs	Rt	Rd	f = 001
NOR	$\text{Reg}(\text{Rd}) = \sim(\text{Reg}(\text{Rs}) \mid \text{Reg}(\text{Rt}))$	Op = 0000	Rs	Rt	Rd	f = 010
XOR	$\text{Reg}(\text{Rd}) = \text{Reg}(\text{Rs}) \wedge \text{Reg}(\text{Rt})$	Op = 0000	Rs	Rt	Rd	f = 011
ADD	$\text{Reg}(\text{Rd}) = \text{Reg}(\text{Rs}) + \text{Reg}(\text{Rt})$	Op = 0000	Rs	Rt	Rd	f = 100
SUB	$\text{Reg}(\text{Rd}) = \text{Reg}(\text{Rs}) - \text{Reg}(\text{Rt})$	Op = 0000	Rs	Rt	Rd	f = 101
SLT	$\text{Reg}(\text{Rd}) = \text{Reg}(\text{Rs}) < \text{Reg}(\text{Rt})$	Op = 0000	Rs	Rt	Rd	f = 110
JR	Jump register: $\text{PC} = \text{Reg}(\text{Rs})$	Op = 0000	Rs	000	000	f = 111
ADDI	$\text{Reg}(\text{Rt}) = \text{Reg}(\text{Rs}) + \text{ext}(\text{im}^6)$	Op = 0100	Rs	Rt	Immediate <sup>6</sup>	
SLTI	$\text{Reg}(\text{Rt}) = \text{Reg}(\text{Rs}) < \text{ext}(\text{im}^6)$	Op = 0110	Rs	Rt	Immediate <sup>6</sup>	
LW	$\text{Reg}(\text{Rt}) = \text{Mem}(\text{Reg}(\text{Rs}) + \text{ext}(\text{im}^6))$	Op = 1000	Rs	Rt	Immediate <sup>6</sup>	
SW	$\text{Mem}(\text{Reg}(\text{Rs}) + \text{ext}(\text{im}^6)) = \text{Reg}(\text{Rt})$	Op = 1001	Rs	Rt	Immediate <sup>6</sup>	
BEQ	Branch if $(\text{Reg}(\text{Rs}) == \text{Reg}(\text{Rt}))$	Op = 1010	Rs	Rt	Immediate <sup>6</sup>	
BNE	Branch if $(\text{Reg}(\text{Rs}) \neq \text{Reg}(\text{Rt}))$	Op = 1011	Rs	Rt	Immediate <sup>6</sup>	
J	$\text{PC} = \text{PC} + 1 + \text{ext}(\text{im}^{12})$	Op = 1100	Immediate <sup>12</sup>			
JAL	$\text{R7} = \text{PC} + 1, \text{PC} = \text{PC} + 1 + \text{ext}(\text{im}^{12})$	Op = 1101	Immediate <sup>12</sup>			
LUI	$\text{R1} = \text{Immediate}^{12} \ll 4$	Op = 1111	Immediate <sup>12</sup>			

Although the instruction set is too much reduced, it is still rich enough to write some useful programs. We can have procedure calls and returns using the JAL and JR instructions. Useful pseudo-instructions can also be defined using the R0 register or as short sequences of real instructions. Here are some examples of pseudo-instructions and their corresponding real ones:

Pseudo-instruction	Corresponding Real Instruction(s)
MOV Rd, Rt	OR Rd, R0, Rt
NEG Rd, Rt	SUB Rd, R0, Rt
NOT Rd, Rt	NOR Rd, Rt, Rt
LI Rt, imm <sup>6</sup>	ADDI Rt, R0, imm <sup>6</sup>
LI Rt, imm <sup>16</sup>	LUI upper12(imm <sup>16</sup> ) ADDI Rt, R1, lower4(imm <sup>16</sup> )
BLT Rs, Rt, target	SLT R1, Rs, Rt BNE R1, R0, target

## Memory:

Your processor will have separate instruction and data memories with  $2^{12} = 4096$  words each (this is the maximum that can be supported under the current version of Logisim). Each word is 16 bits or 2 bytes. Memory is *word addressable*. Only words (not bytes) can be read and written to memory, and each address is a word address. This will simplify the processor implementation. The PC contains a word address (not a byte address). Therefore, it is sufficient to increment the PC by 1 (rather than 2) to point to the next instruction in memory. Also, the Load and Store instructions can only load and store words. There is no instruction to load or store a byte in memory.

## Addressing Modes:

For branches (BEQ and BNE) and jumps (J and JAL), PC-relative addressing mode is used.  $PC = PC + 1 + \text{sign-extend}(\text{imm}^6)$  for branches and  $PC = PC + 1 + \text{sign-extend}(\text{imm}^{12})$  for jumps. For LW and SW base-displacement addressing mode is used. The base address in register Rs is added to the sign-extended immediate<sup>6</sup> to compute the memory address.

## Program Execution:

The program will be loaded and will start at address 0 in the instruction memory. The data segment will be loaded and will start also at address 0 in the data memory. You may also have a stack segment if you want to support procedures. The stack segment can occupy the upper part of the data memory and can grow backwards towards lower addresses. The stack segment can be implemented completely in software.

To terminate the execution of a program, the last instruction in the program can jump or branch to itself indefinitely.

## Getting Started with Logisim:

You should first download Logisim from my COE 308 course website. Logisim is very easy to use. To get started, you can read the documentation available under the Logisim website.

## Part I: Building a Single-Cycle Processor

The first part of this project is to build a single-cycle datapath and its control logic. You can test this part by loading a program into the instruction memory and loading its data into the data memory.

## Part II: Building a Pipelined Processor

The second part of this project is to build a pipelined datapath and its control logic. You should detect data hazards, implement forwarding, detect and handle control hazards, and stall the pipeline when necessary.

## Testing:

To test the implementations of part I and II, write a simple program that adds 5 array elements. Two procedures are required. The main procedure initializes the 5 array elements with some constant values. It then calls the second procedure after passing the array address and the number of elements as parameters in two registers. The second procedure uses the parameters to compute the sum of the array elements and returns the result in a register. Convert the program into machine instructions by hand and load it into the instruction memory starting at address 0. Having two procedures in the program, you will be able to test the JAL and JR instructions. Write additional code as necessary to test all the instructions that you have implemented and the pipeline hazards that you have handled.

**WARNING:**

Although Logisim is stable, it might crash from time to time. Therefore, it is best to save your work often. Make several copies and versions of your design before making changes, in case you need to go back to an older version.

**Groups:**

As in the first project, two or at most three students can form a group. It is best to continue with the same group. Make sure to write the names of all the students involved in your group on the project report.

**Submission Guidelines:**

All submissions will be by email sent to:

[mudawar@ccse.kfupm.edu.sa](mailto:mudawar@ccse.kfupm.edu.sa) ; [s217043@kfupm.edu.sa](mailto:s217043@kfupm.edu.sa)

Subject: COE 308 Project 2

Attach one zip file containing the design circuits of part 1 and 2, the binary image files of the sample programs that you have used to test your designs, as well as the report document.

**Report:**

The report should contain the names of all the group members and the division of work among the group members (how the work was divided and who has done what). It should contain the circuit diagrams and a description of the circuit design of part I and II. You should describe the sample code that was used to test your designs in assembly language and in binary. Make sure to demonstrate the instructions and the pipeline hazards that were implemented correctly and to identify the instructions and the pipeline hazards that were not implemented or do not function properly.

**Grading policy:**

The grade will be divided according to the following components:

- Correctness: whether your implementation is working
- Completeness and testing: whether all instructions and hazards have been implemented, handled, and tested properly
- Participation and contribution to the project
- Report document

**Late policy:**

The project should be submitted on the due date by midnight. Late projects are accepted, but will be penalized 5% for each late day and for a maximum of 5 late days (or 25%). Projects submitted after 5 late days will not be accepted.