## KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT

**COE 205 Computer Organization & Assembly Language** 

Proposal For Lecture Breakdown for the COE 205 Course

Week	Lecture	Tonica	Ref.	Dof	Lab	
We	Lect	Topics	Kei.	Experiment	Content	
1	2	Syllabus. Introduction. Computer System, CPU, Memory, CPU-Memory Interface, Data Bus, Address Bus, Control Bus. Machine type.  Memory Hierarchy: Registers, Cache, RAM, Hard disk, Tape. Machine Language, Assembly Language. Instruction Formats, Opcode, Operands.	Chapter1 (Organizati on) & Chapter	Assembly Language Programming  • High-Level programming versus Low-Level programming,  • Machine Code  • Fetch-Execute cycle  • Description of the adopted tool		
	3	Stored Program Concept, Fetch-Execute Cycle, Instruction Pointer. Instruction Register.  Data Typing in High Level and Assembly Language, Why assembly language programming, Assembler, Linker, Debugger	(Assembly)			
	4	Programmer's view of the computer, Instruction Set Architecture (ISA). i8086 processor characteristics. Control Unit& Datapath. Interfacing the CPU to memory & I/O. Types of Buses. One and Two- bus Architectures.	Chapter 1 (Organizati on) & Chapter 1 (Assembly) Appendix A & E (Assembly) Appendix A & E (Assembly)	Corganizati on) & Chapter (Assembly) Appendix A & E		
2	5	Number representation: Binary, Hex., base conversion, Signed number representation: Sign-magnitude,1's complement, 2's complement. Ranges. Overflow detection for unsigned and signed numbers. Finding 16's and 15's complement. Character Representation. ASCII Code. Even and Odd Parity. Assembly language syntax & Program			ogram View	
	6	Structure. Overview of 8086 instructions. (Quiz#1)				

3	8	Variable Declaration: DB, DW, DD. Offset and PTR operators. Constant declaration using EQU. Array declaration and referencing. DUP Operator. Input/Output using INT 21H. Reading a character with and without echo, displaying a character, displaying a string. Reading a string. Examples on the use of	Chapter3 (Assembly) Chapter3 (Assembly) Section 12.5 & (Assembly)	Program Structure and Data Representation (1/2)  Data representation, Variable & constant declaration ASCII code, ADD & SUB instructions
	9	input/output using INT21H. (Quiz#2)		
	10	Memory Segmentation, Logical & Physical Addresses.  Addressing Modes: Immediate,	Chapters 2, 3 &	<ul> <li>Data Representation (2/2)</li> <li>Variable &amp; constant declaration</li> <li>ASCII code</li> <li>Array declaration: the</li> </ul>
	11	Register, Direct. Register-Indirect, Based, Indexed, Based-Indexed.  IA32 Registers. Pentium Addressing	5 (Assembly)	
	12	modes. (Quiz#3)		DUP operator
5	14	Status & Flags Register. Basic Assembly Instructions: MOV instruction.  Basic Assembly Instructions: XCHG, LEA, MOVZX, MOVSX, XLATB,	Chapter 3 & 5 & 6 (Assembly)	<ul> <li>Input and Output and Basic Instructions</li> <li>Interrupts (vs. Methods)</li> <li>INT 21 H, functions: 01, 02, 06, 08, 09, 0AH</li> <li>Basic Assembly Language Instructions: ADD, ADC, SUB, SBB, INC, DEC, LOOP, Procedures</li> </ul>
	16	ADD, SUB, INC, DEC. NEG, CMP. Basic Assembly Instructions: ADC, SBB. Introduction to flow control instructions.		
	17	Multiplication Instructions: MUL, IMUL. Pentium IMUL instructions. Division Instructions: DIV, IDIV.		Segmentation and
6	18	Division Instructions: DIV, IDIV. Sign Extension Instructions: CBW, CWD, CDQ, CWDE.	Chapters 3 & 6 & 8 (Assembly)	• Segmentation
	19	Applications of multiplication and division instructions. Logical Instructions: NOT, AND, OR, XOR, Test.		<ul> <li>Addressing Modes</li> <li>Indexing and</li> <li>Data Manipulation: Array Manipulation</li> </ul>

7	20	Logical Instructions: NOT, AND, OR, XOR, Test. Applications of logic instructions. Shift Instructions: SHL, SAL, SHR, SAR	Chapters 3,4, 7& 8 (Assembly)	Branching Instructions  • Unconditional jumps
	21	SHLD, SHRD. Rotate Instructions: ROL, ROR, RCL, RCR. Applications of shift & rotate instructions. ( <b>Quiz#4</b> )		<ul> <li>CMP Instruction</li> <li>Conditional Jumps: Flag based, Sign and</li> </ul>
	22	Applications of using shift instructions in performing multiplication & division. Flow Control Instructions: Unconditional JMP. Types of jump target: Short, Near, Far.		Unsigned comparisons
8	23	Conditional Jump instructions: Signed and Unsigned. Single-flag jump instructions. Loop Instructions: Loop, Loope/Loopz, Loopne/Loopnz. High-Level Decision Control Structures: IF-Then-Else, For Loop, While Loop, Repeat Until, Case Statement.  Indirect Jump example. The Stack:	Chapter 4, 7,10 (Assembly)	• ADD, ADC, SUBB, SBB
	24	PUSH and POP instructions.  Stack instructions: PUSHA, POPA, PUSHAD, POPAD, PUSHF, POPF, PUSHFD, POPFD. Introduction to Procedures: CALL and RET. Procedure		<ul><li>MUL, IMUL</li><li>DIV, IDIV</li></ul>
		Definition.		
		Descine Demonstrate to Describe to DET		
9	26	Passing Parameters to Procedures. RET n. Linking procedures defined externally using EXTRN and PUBLIC. Making a library of Procedures using LIB. Introduction to Macros. Macro Definition & Expansion. Pseudo parameters in macros.	Chapter 9 & 10 (Assembly)	Logical Instructions
	27	Macros versus procedures. Macro Library. Examples of Macros.		<ul><li>NOT</li><li>AND, OR, XOR</li><li>TEST</li></ul>
	28	Macro Library. Examples of Macros. (Quiz#6)		<ul> <li>Binary number manipulation</li> </ul>

10	28	Repetitive macros: REP, IRP. Useful examples of Macros. Macro Conditionals: IF, IFE, IFB, IFNB. String Instructions: MOVS, MOVSB, MOVSW, MOVSD. REP Prefix.	Chapter 9 & 12 (Assembly)		
	29	String Instructions: CMPS, CMPSB, CMPSW, CMPSD, SCAS, SCASB, SCASW, SCASD, LODS, LODSB, LODSW, LODSD, STOS, STOSB, STOSW, STOSD. REPE, REPNE Prefixes. Applications of string instructions.		<ul> <li>Shift Rotate Instructions</li> <li>SHL, SHR</li> <li>SAR, SAL</li> <li>ROL, ROR</li> <li>RCL, RCR</li> <li>Binary number manipulation</li> </ul>	
	30	Input/Output: IN and OUT instructions, Direct and Indirect I/O. Introduction to Interrupts. Difference between interrupts and procedures. Types of Interrupts: Hardware. Software, Exceptions. Maskable and non-maskable Interrupts, Interrupt Flag, Trap Flag, Interrupt Vector Table, Interrupt Mechanism, Bios and DOS interrupts. Interrupt Instructions: INT, IRET, INTO.			
	31	CPU Design: Control unit and Data Path. Register Transfer. Data-Path Design. Connecting Registers using Multiplexers.  Connecting Registers using a tri-state	Chapter 2 & 4 (Organization)	Subroutine Handling Instructions and Macros	
	32	bus. Examples of register transfer: MOV, XCHG.			
11	33	Single-Bus CPU Data path design. Single-Bus CPU design: Fetch Control Sequence, Synchronous vs. Asynchronous Memory Transfer			

12	34	Execution Control Sequence for MOV, ADD, ADD with register indirect addressing mode. Execution Control Sequence for unconditional Jump.		String Handling Instructions  Direction Flag Transfer Instructions Compare Instructions Repeat Prefixes
	35	Execution control Sequence for conditional Jump (JS), CMP, LOOP, SHR, INC[BX], MOVSB.	Chapter 2 & 4 (Organization)	
	36	Register Transfer Timing: Estimating Minimum Clock Period. Performance considerations. Two-Bus CPU: Fetch Control Sequence, Execution Control Sequence for ADD. Speedup of 2-bus vs. 1-bus CPU.		
13	37	Two-Bus CPU: Execution Control Sequence for unconditional and conditional Jump Instructions. Three- Bus CPU.	Chapter 2 & 4 (Organization)	Interrupts
	38	Three-Bus CPU: Fetch Control Sequence, Execution Control Sequence for ADD, unconditional and conditional Jump Instructions.		<ul> <li>Conceptes of Interrupts</li> <li>Software vs. Hardware Interrupts</li> <li>BIOS</li> <li>Writing Interrupt service routines (ISR)</li> <li>Writing TSR</li> </ul>
	39	Control Unit Design: Hardwired Control Unit, General Hardwired Control Unit Organization, Generation of Control Signals. Deriving Rout & Rin Signals.		programmes

14	40	CPU-Memory Interface Circuit.  Microprogrammed Control Unit  Design: Control Word, Control Store,  Microinstruction, Microroutine.	Chapter 2&4 (Organization)	
	41	General Organization of Microprogrammed Control Unit, Micro- Program Counter, Micro-Instruction Register, Sequencer, Branching Address. Horizontal, Vertical, Field-encoded control store.		Accessing Video Memory  Video Memory  INT 10H  Using The Mouse  INT 33H  Mouse Basic Functions
	42	Microroutine for Add instruction with 8 addressing modes. Wide branch addressing and Multiway branching. Bit Oring. Comparison of Hardwired vs. Microprogrammed control unit. Simple CPU Design: datapath design, hardwired and microprogrammed control unit design.		
15	43	Review ?		
	44	Review ?		• Project Submission
	45	Review ?		