

COE 202 and EE 200 - Digital Logic Design

Term 081 – Fall 2008

Project: Designing a 4-Bit Sequential Multiplier

Objectives:

- Introduce the concept of datapath and control
- Apply the concepts to the design of a 4 x 4 bit sequential multiplier
- Verify the operation of the design using the Logisim simulator
- Teamwork

Introduction: Design of Large Digital Systems

Large size digital systems are mostly sequential systems with large number of registers and counters. It is not practical to design such systems using state diagrams since this will result in a huge number of states (2^n , with n being the # of FFs including FFs used in all the registers and counters of the system). Generally, large digital systems are partitioned into two units:

Data Path: This is the data processing unit. It includes both combinational and sequential modules of well-defined functions (both combinational and sequential), e.g. registers, counters, adders, multiplexers, decoders, etc.

Control Unit: This is the controller which controls the operations performed by the *data path* and the proper sequencing of these operations. The controller is implemented as a sequential circuit that may be designed in the conventional manner.

In this project, you will design the data path and controller of a 4-bit sequential multiplier.

Design Specifications

Inputs:

- **A:** First 4-Bit operand (*multiplier*).
- **B:** Second 4-Bit operand (*multiplacand*).
- **S:** Start signal which initiates the multiplication operation
- **Reset:** Reset signal which puts the controller into the initial state.


Outputs:

- **P:** The 8-bit product result ($P = A \times B$).

Display:

- **P:** should be displayed using 2 HEX digits (7-segment display digits).
- **Cnt:** The current content of the count register on one of the 7-segment display digits.
- **Data Path Control Signals:** Displayed using *binary probes*.

Multiplier Data Path



The data path for the sequential multiplier is shown in Figure 3. It consists of several registers and an adder. The required registers include:

- **B-Register:** A 4-bit register which holds the multiplicand (B)
- **P-Register:** An 8-bit register which consists of two 4-bit registers **P_L** (Low Half of P, i.e. the least significant half) and **P_H** (High Half of P).
 - Initially the multiplier (**A**) is loaded in **P_L**, while **P_H** is cleared
 - The final result (product) is stored in **P = (P_H, P_L)**.
- **E-Register:** A 1-bit register, that is used to hold the carryout output of the adder
 - Initially E is cleared
 - It may be considered the 9th Bit of P, i.e. P₈.
 - In the final step, E will hold a 0 value.
- **Cnt:** A 2-bit down counter used to control the number of steps to be performed (total of 4 steps). The counter counts from 3 down to 0. The operation is stopped when the count reaches 0. This zero condition (**Zero**) is detected by a NOR gate.

Notation:

- (**E, P_H**) refers to the 5-bit register consisting of E as the MSB and **P_H**.
- (**E, P_H, P_L**) refer to the 9-bit register consisting of E as the MSB, **P_H**, and **P_L**.

Computation Steps:

1. Initialize: $i=0$, $\mathbf{P_H} \leftarrow 0$, $\mathbf{P_L} \leftarrow \mathbf{A}$, $\mathbf{B-Reg} \leftarrow \mathbf{B}$, $\mathbf{Cnt} \leftarrow n-1$, where n = number of operand bits.
2. $\mathbf{(E, P_H)} \leftarrow \mathbf{P_H} + a_i \mathbf{B} = \mathbf{P_H} + \mathbf{P_0 B}$;
3. Shift $\mathbf{(E, P_H, P_L)}$ right by one bit; $\mathbf{Cnt} \leftarrow \mathbf{Cnt} - 1$; *and* $i=i+1$.
4. **IF** $\mathbf{Cnt} = 0$ **then** **STOP** **else** Loop back to step 2

Notes:

- The 1-bit register (**E**) may be considered as the MSB bit of the **P_H** register. The 4-bit sum output of the adder are the parallel input of **P_H**, while **E** is loaded with the adder carry out output (**C_{out}**). This expanded 5-bit register will be referred to as the **(E, P_H)** register.
- After initializing the P-Reg, the partial products ($a_i \mathbf{B}$) are accumulated into the **P_H**-register one by one.
- Instead of shifting the partial products *lefts* before accumulating into **P**, the **P**-register (**E, P_H, P_L**) is shifted *rights* and the partial products are then added to it.
- In the shift right step, the three registers (**E, P_H, P_L**) are treated as one **9**-bit shift register (**P**). In this *shift right step*, a zero is shifted into E.
- Since **P_L** is initially loaded with **A**, and **P** is shifted rights one bit per iteration, then the LSB **P₀** will *always* equal to a_i , i.e. $\mathbf{P_0} = a_i \quad \forall \text{iteration steps}$.
- **Important Note:** Control signals are asserted in some state but *ACTUAL EXECUTION* of corresponding operation doesn't take place except **AFTER the NEXT ACTIVE CLOCK EDGE arrives**.

Example: $\mathbf{A=1011}$, $\mathbf{B=1101}$, then $n = 4$.

1. Initialization: $\mathbf{P} = (\mathbf{P_H, P_L}) = 0000 \text{ } \mathbf{1011}$
 - $\mathbf{B} = 1101$
 - $\mathbf{Cnt} = 3$
 - $i = 0$

2. $E, P_H \leftarrow P_H + P_0B = (0000) + (1101) = 01101 \rightarrow (E, P_H, P_L) = (0, 1101, 1011)$
3. Shift P Right --- $P = (0110, 1101)$, $Cnt = 2$, and $i=1$
4. $E, P_H \leftarrow P_H + P_0B = (0110) + (1101) = 10011 \rightarrow (E, P_H, P_L) = (1, 0011, 1101)$
5. Shift P Right --- $P = (1001, 1110)$, $Cnt = 1$, and $i=2$
6. $E, P_H \leftarrow P_H + P_0B = (1001) + (0000) = 01001 \rightarrow (E, P_H, P_L) = (0, 1001, 1110)$
7. Shift P Right --- $P = (0100, 1111)$, $Cnt = 0$, and $i=3$ (*Note that Cnt becomes 0 only after the next clock not while being in state S2*)
8. $E, P_H \leftarrow P_H + P_0B = (0100) + (1101) = 10001 \rightarrow (E, P_H, P_L) = (1, 0001, 1111)$
9. Shift P Right --- $P = (1000, 1111)$, $Cnt = 0$
10. STOP.

Controlling Data Path Registers

- Operations of the data path registers are controlled by the states of its control signals. These control signals are produced by the controller.
- Again, it is important to stress that the control signals asserted in some state are executed only **AFTER the arrival of the NEXT ACTIVE CLOCK EDGE**.

Following is a list of data path registers and the various control signals:

- **B-Register**: Requires a parallel load capability to load the multiplicand (B)
- **P_H-Register**: Requires the following features:
 - Synchronous clear for initialization ($P_H \leftarrow 0$)
 - Parallel load to allow loading of the adder output sum bits.
 - Shift right.
- **P_L-Register**: Requires the following features:
 - Parallel load to allow loading of the multiplier (A).
 - Shift right.
- **E-Register**: Requires the following features:
 - Parallel load to allow loading of the adder carryout output bit.
 - Shift right capability with 0 serial input.
- **Cnt**: Requires the following features:
 - Parallel load to allow initial loading of $n-1$.
 - Decrement by 1.

Figure 4 shows the control signals of data path registers.




Figure 4: Data path Register Control Signals

Multiplier Controller

The data path control signals are generated by controller in a proper sequence to compute the required result ($P = A \times B$). Controllers in general need status information to decide on the proper actions. In the case of multiplier, the controller uses the data path signal “Zero” to determine when to stop the computation.

The state diagram of the controller is shown in Figure 5. The controller FSM has 3 states (S0, and S2). The initial state is the reset state S0. state machine stays in the reset state until a *Start* signal “S” is asserted high indicating the availability of new input data. Thus, when S is asserted high, the next clock edge moves the to the second state S1, loads multiplier input (A) into P_L , clears P_H , loads multiplicand (B) into the B-register, and loads the value ‘ $n-1$ ’ ($= 3$) in the down counter “Cnt”.

The FSM remains in the second state (S1), as long as the start signal S is high. If the start signal is reset low the next clock will take the FSM to the next state S2 while asserting the following data path control signals:

- LD_P_H and LD_E, which load the adder sum and carry-out bits into the P_H and E registers.

Cnt $\neq 0$ indicates that there are more multiplier bits to be processed. In this case, the next state of S2 is S1, otherwise the computation is done and controller returns back to state S0. In either case, and the following data path control signals are asserted:

- Decrement the counter, Dec_Cnt.
- Shift_Rt, which causes a 1-bit right shift of the (E, P_H, P_L) register.

It should be noted that a “Reset” input will put the FSM in the initial state S0.




Figure 5: Multiplier Controller

the
next
S1,
The

FSM

Generating Data Path Control Signal

The Boolean expressions of the various control signals can be easily derived from the state diagram as follows:

- $\text{Clr_P}_H = S0.S$
- $\text{Ld_P}_L = S0.S$
- $\text{Ld_B} = S0.S$
- $\text{Ld_Cnt} = S0.S$
- $\text{Ld_P}_H = S1.S'$
- $\text{Ld_E} = S1.S'$
- $\text{Shft_Rt} = S2$
- $\text{Dec_Cnt} = S2$

Implementation Issues

There are various choices available for implementing the counter. You can either use a simple up counter to produce the flag zero when it reaches a value '3' or you can use a down counter and preload it with value '3' in it. In the former case, you might need to clear the counter instead of loading it with value $(n-1)$ ($=3$) as well as change the zero flag logic.

You may use the 4-bit adder available in the Spartan device library.

Similar to the adder, shift registers are also available in the library.

Inputs:

- **A:** First 4-Bit operand (*multiplier*)P: → Use HEX Keyboard
- **B:** Second 4-Bit operand (*multipliland*). : → Use HEX Keyboard

Outputs:

- **P:** The 8-bit product result ($P = A \times B$) where $P = (\mathbf{P}_H, \mathbf{P}_L)$ should be displayed using 2 HEX digits (7-segment display digits). One digit displays \mathbf{P}_H while the other digit displays \mathbf{P}_L

Display:

- **Cnt:** The current content of the count register to be displayed on a 7-segment display digit.
- **Data Path Control Signals:** Displayed using *binary probes*.
 - i. **Ld_P_H**
 - ii. **Ld_E**
 - iii. **Shft_Rt**
 - iv. **Dec_Cnt**
 - v. **Clr_P_H**
 - vi. **Ld_P_L**
 - vii. **Ld_B**
 - viii. **Ld_Cnt**

You need to use a seven-segment decoder that displays result in hex-format. The format for the six hexadecimal digits is shown in Figure 6.




Figure 6: Hexadecimal Display

Using the Logisim Tool

Use the Logisim tool to design and simulate your circuit. To get started, familiarize yourself with the Logisim simulator. A tutorial is provided to get yourself quickly used to the tool.

Simulation and Testing

- Carry out the simulation of the processor developed using Logisim.
- Provide snapshots of the Simulator window with your test program loaded and showing the simulation output results.

Teamwork

- Two or at most three students can form a group. Make sure to write the names of all the group members on the project report title page.
- Group members are required to coordinate the work equally among themselves so that everyone is involved in design and testing.
- Clearly show the work done by each group member using a chart. You can also mention how many meetings were conducted between the group members to discuss the design, implementation, and testing.

Report Document

You have to hand in a report that contains the following:

- Section explaining the design of each block of the sequential multiplier.
- Discussion of simulation results commenting on the time a control signal becomes valid and the time it actually gets executed.
- Snapshots of the simulation showing your test cases.
- Conclusion.

Submission Guidelines

All submissions will be done through WebCT.

Attach one zip file containing the design circuit as well as the report document. Submit also a hard copy of the report during the class lecture.

Grading policy

The grade will be divided according to the following components:

- Correctness: whether your sequential multiplier is working properly
- Participation and contribution to the project
- Report document

Late policy

The project should be submitted on the due date by midnight. Late projects are accepted, but will be penalized 5% for each late day and for a maximum of 5 late days (or 25%). Projects submitted after 5 late days will not be accepted.