

**King Fahd University of Petroleum and Minerals**  
**College of Computer Sciences and Engineering**  
 Department of Computer Engineering

COE 202 Fundamentals of Computer Engineering (3-0-3)

<b>Instructor:</b>	Dr. Basem Almadani
<b>Office:</b>	22-317
<b>Phone:</b>	7424
<b>E-mail:</b>	mbasem@kfupm.edu.sa
<b>Term:</b>	071 (1 <sup>st</sup> term 2007–2008)
<b>Prerequisite:</b>	PHSY 102 (General Physics II)
<b>Textbook:</b>	<i>Logic and Computer Design Fundamentals</i> , Morris Mano and Charles Kime, Third Edition, Prentice Hall International, 2004.
<b>Class time:</b>	UT 10:00 AM – 11:15 AM
<b>Office Hours:</b>	UT 11:30 AM – 01:30 PM

<b>Tentative Grading Policy:</b>	
• Home-works	<b>5%</b> (Each homework may carry a different weight)
• CAD Assignments	<b>5%</b> (Each CAD assignment may carry a different weight)
• Quizzes	<b>10%</b> (Each quiz may carry a different weight)
• Major Exam I	<b>20%</b> (Saturday November 03, 2007 from 07:00 PM to 09:00 PM)
• Major Exam II	<b>25%</b> (Saturday December 08, 2007 from 07:00 PM to 09:00 PM)
• Final Exam	<b>35%</b> ( <b><i>Comprehensive</i></b> )

**IMPORTANT NOTES:**

- All KFUPM regulations and standards will be enforced. Attendance will be checked each class. The KFUPM rule pertaining to a DN grade will be strictly enforced (i.e. > **6 absences** will result in a DN grade). *Check your university e-mail, both KFUPM and CCSE, regularly for warnings regarding your absences.*
- If you are late to the class for more than 5 minutes, you will **NOT be allowed to enter** the classroom and you will be considered absent for that class.
- Only university approved/certified excuses will be accepted, and should be presented **no later than 1 week** after absence.
- Use of cell phones and PDAs during class period and during exams is absolutely **prohibited**.
- Homeworks are to be submitted **in class** on the due date during the class period. Late homeworks will **NOT be accepted**.
- You have 48 hours to object to the grade of a homework, a quiz, or a major exam from the end of the class time in which the graded papers have been distributed back. If for some reason you cannot contact me within this period, send me an email requesting an appointment. The email should be sent within the 48-hour time period.
- **NO make up exams**. ALL homeworks and quizzes will be counted towards your grade.
- Final exam is **comprehensive**.
- General guidelines for grades:

Range	≥ 90 and ≤ 100	≥ 80 and < 90	≥ 70 and < 80	≥ 60 and < 70	< 60
Minimum Grade	<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	<b>F</b>

**Tentative schedule:**

Week	Subject	Textbook Section
<b>Number System and Codes</b>		
1	Introduction. Information processing and representation. Digital vs Analog	1.1
	Number Systems. Binary, octal and hexadecimal numbers	1.2, 1.3
2	Number base conversion (Dec to Bin, Oct, and Hex, General)	1.3
	Conversion (Bin, OCT, Hex), Binary & other System Arithmetic	1.3
	Signed Binary Number representation, Signed Mag, R's & (R-1)'s Complement	Handout
3	Signed Binary Addition and Subtraction. R's & (R-1)'s Complement	Handout
	Signed Binary Addition and Subtraction. R's & (R-1)'s Complement	Handout
	Codes. BCD, Excess-3, Parity Bits, ASCII & Uni-Codes	1.4, 1.5, Handout
<b>Binary Logic &amp; Gates</b>		
4	Binary logic and gates, Boolean Algebra, Basic identities of Boolean algebra.	2.1, 2.2
	Boolean functions, Algebraic manipulation, Complement of a function.	2.2
	Canonical & Standard forms, Minterms & Maxterms, Sum of products, Product of Sums.	2.3
5	<b>Map method of simplification:</b> Two-, Three-, and Four-variable K-Map.	2.4
	<b>Map method of simplification:</b> Five, and Six-variable K-Map.	Handout
6	<b>Map manipulation:</b> Essential prime implicants, Nonessential prime implicants, Simplification procedure.	2.5
	Don't care conditions and Simplification.	2.5
	Universal gates; <b>NAND and NOR gates:</b> 2-level implementation.	2.6, 2.7
7	<b>Multilevel NAND Circuits.</b>	2.7
	Exclusive-OR (XOR) and Equivalence (XNOR) gates, Parity generation and checking.	2.8
<b>Combinational Logic</b>		
7	Combinational Logic, Design procedure. BCD-to-Excess 3 code Conversion.	3.1, 3.3
8	BCD-to-7 Segment Display. Half and Full Adders.	3.3, 5.2
	Design using MSI parts. Decoders, Decoder Expansion. Combinational Circuit implementation using decoders.	4.3, 4.6
	Encoders & Priority Encoders <i>Magnitude Comparator.</i>	4.4, 4.6, Handout
9	Multiplexers. Function Implementation using multiplexers, Demultiplexers	4.5, 4.6
	<b>Binary Adders:</b> 4-Bit Ripple Carry Adder, Carry Look-Ahead Adder, Binary Adder-Subtractor.	5.2, 5.4
	BCD Adder, Binary Multiplier.	5.5
<b>Sequential Circuits</b>		
10	<b>Sequential Circuits:</b> Latches, SR and D-latch, Clocked latch.	6.1, 6.2
	<b>Flip-Flops:</b> Master-Slave, Edge-Triggered. <i>Timing Diagrams</i>	6.3
11	<b>Flip-Flops Characteristic &amp; Excitation Tables:</b> D-FF, SR-FF, JK-FF, T-FF. <b>Asynchronous/Direct Clear and Set Inputs</b>	Partial 6.6
	Setup, Hold, Enable times. Timing control and Clocks. Path delay constraints.	Handout
	<b>Sequential Circuit Analysis:</b> Input equations, State table.	6.4
12	<b>Sequential Circuit Design:</b> Design procedure, Construction of state diagrams and state tables.	6.5
	Designing with D-FFs. Designing with unused states.	6.5
	Designing with JK-FFs, T-FFs	6.6
13	Sequential Circuit Design Examples.	
<b>Registers &amp; Counters</b>		
13	Registers, Registers with parallel load, Shift Registers.	7.1
	Shift register with parallel load, Bi-directional shift register.	7.1, 7.6
14	<b>Ripple Counters:</b> Up-Down Counters. Synchronous Binary Counters: <b>Counters with JK-FF, Counters with D-FF.</b>	7.6
	Serial & Parallel Counter, Up-Down Binary Counter, Binary Counter with Parallel Load.	7.6
	Other Counters: BCD Counter, Arbitrary Count Sequence.	7.6
<b>Memory &amp; PLDs</b>		
15	<b>Memory and Programmable Logic Devices:</b> Read-Only Memory.	3.6
	Combinational Circuit Implementation with ROM.	3.6
	Programmable logic array, Programmable array logic, Prog. logic devices, FPGAs	3.6

**COE 202 Digital Logic Design**  
**Course Learning Outcomes Table**

Course Learning Outcomes	Outcome Indicators & Details	Assessment Methods and Metrics	Min. Weight	ABET 2000
<p>1. Ability to use math and Boolean algebra in performing computations in various number systems and simplification of Boolean algebraic expressions.</p>	<ul style="list-style-type: none"> <li>➤ Represent integer and fractional values in various number systems</li> <li>➤ Convert number representation from one system to another</li> <li>➤ Perform arithmetic operations in various number systems</li> <li>➤ Represent data in different binary codes including error detecting codes</li> <li>➤ Simplify Boolean expressions using Boolean algebra &amp; identities</li> </ul>	<ul style="list-style-type: none"> <li>➤ Assignments</li> <li>➤ Quizzes</li> <li>➤ Exams</li> </ul>	20%	A (H)
<p>2. Ability to design efficient combinational and sequential logic circuit implementations from functional description of digital systems.</p>	<ul style="list-style-type: none"> <li>➤ Derive gate-level implementation of a given Boolean expression and vice versa</li> <li>➤ Ability to build larger combinational functions using predefined modules (e.g., decoders, multiplexers, adders, Magnitude comparators.)</li> <li>➤ Ability to build a state diagram / table for both Moore &amp; Mealy models from functional description</li> <li>➤ Ability to design &amp; implement Moore &amp; Mealy model synchronous sequential circuits using different Flip-Flop types.</li> <li>➤ Ability to draw timing diagrams for major signals of both sequential and combination circuits</li> </ul>	<ul style="list-style-type: none"> <li>➤ Assignments</li> <li>➤ Quizzes</li> <li>➤ Exams</li> </ul>	50%	C (H)
<p>3. Ability to use CAD tools to simulate and verify logic circuits.</p>	<ul style="list-style-type: none"> <li>➤ Ability to simulate and verify the operation of combinational circuits</li> <li>➤ Ability to simulate and verify the operation of sequential circuits</li> </ul>	<ul style="list-style-type: none"> <li>➤ Assignments</li> </ul>	5%	K (L)

## **ABET 2000 COE Program Learning Outcomes**

- (a) an ability to apply knowledge of mathematics, science, and engineering
- (b) an ability to design and conduct experiments, as well as to analyze and interpret data
- (c) an ability to design a system, component, or process to meet desired needs
- (d) an ability to function as an effective team member
- (e) an ability to identify, formulate, and solve engineering problems
- (f) an understanding of professional and ethical responsibility
- (g) an ability to communicate effectively
- (h) the broad education necessary to understand the impact of engineering solutions in a global and societal context
- (i) a recognition of the need for, and an ability to engage in life-long learning
- (j) knowledge of contemporary issues
- (k) an ability to use the techniques, skills, and modern engineering tools necessary for engineering practice
- (l) Knowledge of Probability and Statistics and their applications in Computer Engineering
- (m) Knowledge of Discrete Mathematics
- (n) The ability to design a system that involves the integration of hardware and software components