Chapter 2: Performance

Performance

- [°] Purchasing perspective
 - given a collection of machines, which has the
 - best performance ?
 - least cost ?
 - best performance / cost ?
- Design perspective
 - faced with design options, which has the
 - best performance improvement ?
 - least cost ?
 - best performance / cost ?
- Both require
 - basis for comparison
 - metric for evaluation
- Our goal is to understand cost & performance implications of architectural choices

Two notions of "performance"

Plane	DC to Paris	Speed	Passengers	Throughput (pmph)
Boeing 747	6.5 hours	610 mph	470	286,700
BAD/Sud Concodre	3 hours	1350 mph	132	178,200

Which has higher performance?

[°] Time to do the task (Execution Time)

- execution time, response time, latency
- ° Tasks per day, hour, week, sec, ns. .. (Performance)

- throughput, bandwidth

Response time and throughput often are in opposition

Definitions

- ° Performance is in units of things-per-second
 - bigger is better
- ° If we are primarily concerned with response time
 - performance(x) = <u>1</u> execution_time(x)
- " X is n times faster than Y" means Performance(X)
 - n = -----

Performance(Y)

Example

- Time of Concorde vs. Boeing 747?
 - Concord is 1350 mph / 610 mph = 2.2 times faster

= 6.5 hours / 3 hours

- Throughput of Concorde vs. Boeing 747 ?
 - Concord is 178,200 pmph / 286,700 pmph = 0.62 "times faster"
 - Boeing is 286,700 pmph / 178,200 pmph = 1.6 "times faster"
- Boeing is 1.6 times ("60%")faster in terms of throughput
- Concord is 2.2 times ("120%") faster in terms of flying time

We will focus primarily on execution time for a single job

Basis of Evaluation



SPEC95

- Eighteen application benchmarks (with inputs) reflecting a technical computing workload
- ° Eight integer
 - go, m88ksim, gcc, compress, li, ijpeg, perl, vortex
- ° Ten floating-point intensive
 - tomcatv, swim, su2cor, hydro2d, mgrid, applu, turb3d, apsi, fppp, wave5
- ^o Must run with standard compiler flags
 - eliminate special undocumented incantations that may not even generate working code for real programs

Metrics of performance



Each metric has a place and a purpose, and each can be misused

Aspects of CPU Performance

CPU time	= Seconds	= Instructions x	Cycles	X	Seconds
	Program	Program	Instruction	1	Cycle

	instr. count	CPI	clock rate
Program			
Compiler			
Instr. Set Arch.			
Organization			
Technology			

Aspects of CPU Performance

CPU time	= Seconds	= Instructions x	Cycles	x Seconds
	Program	Program	Instruction	Cycle

	instr count	CPI	clock rate
Program	X		
Compiler	X	X	
Instr. Set	X	x	
Organization		x	X
Technology			x

CPI

"Average cycles per instruction"

$$CPI = (CPU Time * Clock Rate) / Instruction Count$$

$$= Clock Cycles / Instruction Count$$

$$n$$

$$CPU time = ClockCycleTime * SUM CPI_{j} * I_{j}$$

$$i = 1$$

$$n$$

$$CPI = SUM CPI_{j} * F_{j} \text{ where } F_{j} = \underbrace{I_{j}}_{\text{Instruction Count}}$$

$$Instruction Count$$

$$"instruction frequency"$$

Invest Resources where time is Spent!

Example (RISC processor)

Base Ma	ichine (Reg / I	Reg)		
Ор	Freq	Cycles	CPI(i)	% Time
ALU	50%	1	.5	23%
Load	20%	5	1.0	45%
Store	10%	3	.3	14%
Branch	20%	2	.4	18%
			2.2	
	i ypical Mix			

How much faster would the machine be is a better data cache reduced the average load time to 2 cycles?

How does this compare with using branch prediction to shave a cycle off the branch time?

What if two ALU instructions could be executed at once?

Amdahl's Law



Suppose that enhancement E accelerates a fraction F of the task

by a factor S and the remainder of the task is unaffected then,

ExTime(with E) = ((1-F) + F/S) X ExTime(without E)

Speedup(with E) =
$$\frac{1}{(1-F) + F/S}$$

Summary: Salient features of MIPS I

•32-bit fixed format inst (3 formats)

•32 32-bit GPR (R0 contains zero) and 32 FP registers (and HI LO) •partitioned by software convention

•3-address, reg-reg arithmetic instr.

•Single address mode for load/store: base+displacement

-no indirection, scaled

-16-bit immediate plus LUI

Simple branch conditions

- compare against zero or two registers for =,°
- no integer condition codes

•Delayed branch

•execute instruction after the branch (or jump) even if the branch is taken (Compiler can fill a delayed branch with useful work about 50% of the time)

Summary: Instruction set design (MIPS)

- ^o Use general purpose registers with a load-store architecture: <u>YES</u>
- Provide at least 16 general purpose registers plus separate floatingpoint registers: <u>31 GPR & 32 FPR</u>
- Support basic addressing modes: displacement (with an address offset size of 12 to 16 bits), immediate (size 8 to 16 bits), and register deferred; : <u>YES: 16 bits for immediate, displacement (disp=0 =></u> register deferred)
- All addressing modes apply to all data transfer instructions : <u>YES</u>
- ^o Use fixed instruction encoding if interested in performance and use variable instruction encoding if interested in code size : <u>Fixed</u>
- Support these data sizes and types: 8-bit, 16-bit, 32-bit integers and 32-bit and 64-bit IEEE 754 floating point numbers: <u>YES</u>
- Support these simple instructions, since they will dominate the number of instructions executed: load, store, add, subtract, move register-register, and, shift, compare equal, compare not equal, branch (with a PC-relative address at least 8-bits long), jump, call, and return: <u>YES, 16b</u>
- Aim for a minimalist instruction set: <u>YES</u>

Summary: Evaluating Instruction Sets?

Design-time metrics:

° Can it be implemented, in how long, at what cost?

° Can it be programmed? Ease of compilation?

Static Metrics:

* How many bytes does the program occupy in memory?
 Dynamic Metrics:

^o How many instructions are executed?

How many bytes does the processor fetch to execute the program?

- ^o How many clocks are required per instruction?
- How "lean" a clock is practical?

Best Metric: <u>Time to execute the program!</u>

NOTE: this depends on instructions set, processor organization, and compilation techniques.

Inst. Count

Cycle Time