
Multiprocessors Synchronization

Review: Small-Scale—Shared Memory


- Caches serve to:
 - Increase bandwidth versus bus/memory
 - Reduce latency of access
 - Valuable for both private data and shared data
- What about cache consistency?

Time	Event	\$A	\$B	X (memory)
0				1
1	CPU A: R x	1		1
2	CPU B: R x	1	1	1
3	CPU A: W x,0	0	1	0


Snoopy-Cache State Machine-III



MESI: CPU Requests



MESI: Bus Requests



Fundamental Issues

- 3 Issues to characterize parallel machines
 - 1) Naming
 - 2) Synchronization
 - 3) Performance: Latency and Bandwidth (covered earlier)

Fundamental Issue #1: Naming

- Naming: how to solve large problem fast
 - what data is shared
 - how it is addressed
 - what operations can access data
 - how processes refer to each other
- Choice of naming affects code produced by a compiler; via load where just remember address or keep track of processor number and local virtual address for msg. passing
- Choice of naming affects replication of data; via load in cache memory hierarchy or via SW replication and consistency

Fundamental Issue #1: Naming

- Global physical address space: any processor can generate, address and access it in a single operation
 - memory can be anywhere:
 virtual addr. translation handles it
- Global virtual address space: if the address space of each process can be configured to contain all shared data of the parallel program
- Segmented shared address space: locations are named
 <process number, address> uniformly for all processes of the parallel program

Fundamental Issue #2: Synchronization

- To cooperate, processes must coordinate
- Message passing is implicit coordination with transmission or arrival of data
- Shared address
 - => additional operations to explicitly coordinate:
 - e.g., write a flag, awaken a thread, interrupt a processor

Summary: Parallel Framework

- Layers:
 - Programming Model:
 - Multiprogramming : lots of jobs, no communication
 - Shared address space: communicate via memory




Programming Model Communication Abstraction Interconnection SW/OS Interconnection HW

- Message passing: send and receive messages
- Data Parallel: several agents operate on several data sets simultaneously and then exchange information globally and simultaneously (shared or message passing)
- Communication Abstraction:
 - Shared address space: e.g., load, store, atomic swap
 - Message passing: e.g., send, receive library calls
 - Debate over this topic (ease of programming, scaling)
 => many hardware designs 1:1 programming model

Larger MPs

- Separate Memory per Processor
- Local or Remote access via memory controller
- One Cache Coherency solution: non-cached pages
- Alternative: directory per cache that tracks state of every block in every cache
 - Which caches have a copies of block, dirty vs. clean, ...
- Info per memory block vs. per cache block?
 - PLUS: In memory => simpler protocol (centralized/one location)
 - MINUS: In memory => directory is f(memory size) vs.
 f(cache size)
- Prevent directory as bottleneck? distribute directory entries with memory, each keeping track of which Procs have copies of their blocks

Distributed Directory MPs



- C Cache
- M Memory
- IO Input/Output

Directory Protocol

- Similar to Snoopy Protocol: Three states
 - Shared: ≥ 1 processors have data, memory up-to-date
 - Uncached (no processor has it; not valid in any cache)
 - Exclusive: 1 processor (owner) has data; memory out-of-date
- In addition to cache state, must track which processors have data when in the shared state (usually bit vector, 1 if processor has copy)
- Keep it simple(r):
 - Writes to non-exclusive data
 write miss
 - Processor blocks until access completes
 - Assume messages received and acted upon in order sent

Directory Protocol


- No bus and don't want to broadcast:
 - interconnect no longer single arbitration point
 - all messages have explicit responses
- Terms: typically 3 processors involved
 - Local node where a request originates
 - Home node where the memory location of an address resides
 - Remote node has a copy of a cache block, whether exclusive or shared
- Example messages on next slide:
 P = processor number, A = address

Directory Protocol Messages

Message type Content	Source	Destination	Msg
Read miss	Local cache	Home directory	P, A
	P reads data at add read sharer and arra	ress A; nge to send data back	
Write miss	Local cache	Home directory	Ρ, Α
	<i>P writes data at add</i> e exclusive owner ar	ress A; nd arrange to send data back	
Invalidate	Home directory	Remote caches	А
Invalidate	a shared copy at add	dress A.	
Fetch	Home directory	Remote cache	A
Fetch the l	block at address A a	nd send it to its home directory	
Fetch/Invalidate	Home directory	Remote cache	A
invalidate	the block in the cach	-	,
Data value repiy	Home directory	Local cache	Data
Return a d	ata value from the h	ome memory (read miss respo	nse)
Data write-back	Remote cache	Home directory	A, Data
Write-back	a data value for add	dress A (invalidate response)	

State Transition Diagram for an Individual Cache Block in a Directory Based System


- States identical to snoopy case; transactions very similar
- Transitions caused by read misses, write misses, invalidates, data fetch requests
- Generates read miss & write miss msg to home directory
- Write misses that were broadcast on the bus for snooping => explicit invalidate & data fetch requests
- Note: on a write, a cache block is bigger, so need to read the full cache block



State Transition Diagram for the Directory

- Same states & structure as the transition diagram for an individual cache
- 2 actions: update of directory state & send msgs to statisfy requests
- Tracks all copies of memory block.
- Also indicates an action that updates the sharing set, Sharers, as well as sending a message.

Directory State Machine



Example Directory Protocol

- Message sent to directory causes two actions:
 - Update the directory
 - More messages to satisfy request
- Block is in Uncached state: the copy in memory is the current value; only possible requests for that block are:
 - Read miss: requesting processor sent data from memory & requestor made only sharing node; state of block made Shared.
 - Write miss: requesting processor is sent the value & becomes the Sharing node. The block is made Exclusive to indicate that the only valid copy is cached. Sharers indicates the identity of the owner.
- Block is Shared => the memory value is up-to-date:
 - Read miss: requesting processor is sent back the data from memory & requesting processor is added to the sharing set.
 - Write miss: requesting processor is sent the value. All processors in the set Sharers are sent invalidate messages, & Sharers is set to identity of requesting processor. The state of the block is made Exclusive.

Example Directory Protocol

- Block is Exclusive: current value of the block is held in the cache of the processor identified by the set Sharers (the owner) => three possible directory requests:
 - Read miss: owner processor sent data fetch message, causing state of block in owner's cache to transition to Shared and causes owner to send data to directory, where it is written to memory & sent back to requesting processor.

Identity of requesting processor is added to set Sharers, which still contains the identity of the processor that was the owner (since it still has a readable copy). State is shared.

- Data write-back: owner processor is replacing the block and hence must write it back, making memory copy up-to-date (the home directory essentially becomes the owner), the block is now Uncached, and the Sharer set is empty.
- Write miss: block has a new owner. A message is sent to old owner causing the cache to send the value of the block to the directory from which it is sent to the requesting processor, which becomes the new owner. Sharers is set to identity of new owner, and state of block is made Exclusive.

Processor 1 Processor 2 Interconnect Directory Memory

	P1			P2			Bus				Direc	tory		Memor
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	State	{Procs}	Value
P1: Write 10 to A1														
P1: Read A1														
P2: Read A1														
P2: Write 20 to A1														
P2: Write 40 to A2														

Processor 1 Processor 2 Interconnect Directory Memory

	P1			P2			Bus				Direc	tory		Memor
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	State	{Procs}	Value
P1: Write 10 to A1							<u>WrMs</u>	P1	A1		<u>A1</u>	<u>Ex</u>	<u>{P1}</u>	
	<u>Excl.</u>	<u>A1</u>	<u>10</u>				<u>DaRp</u>	P1	A1	0				
P1: Read A1														
P2: Read A1														
P2: Write 20 to A1														
P2: Write 40 to A2														

Processor 1 Processor 2 Interconnect Directory Memory

	P1			P2			Bus				Direc	tory		Memor
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	State	{Procs}	Value
P1: Write 10 to A1							<u>WrMs</u>	P1	A1		<u>A1</u>	<u>Ex</u>	<u>{P1}</u>	
	<u>Excl.</u>	<u>A1</u>	<u>10</u>				<u>DaRp</u>	P1	A1	0				
P1: Read A1	Excl.	A1	10											
P2: Read A1														
P2: Write 20 to A1														
P2: Write 40 to A2														

Processor 1 Processor 2 Interconnect Directory Memory

	P1			<i>P</i> 2			Bus				Direc	ctory		Memor
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	State	{Procs}	Value
P1: Write 10 to A1							<u>WrMs</u>	P1	A1		<u>A1</u>	<u>Ex</u>	<u>{P1}</u>	
	<u>Excl.</u>	<u>A1</u>	<u>10</u>				<u>DaRp</u>	P1	A1	0				
P1: Read A1	Excl.	A1	10											
P2: Read A1				<u>Shar.</u>	<u>A1</u>		<u>RdMs</u>	P2	A1					
	<u>Shar.</u>	A1	10				<u>Ftch</u>	P1	A1	10	<u>A1</u>			<u>10</u>
				Shar.	A1	<u>10</u> /	<u>DaRp</u>	P2	A1	10	A1	<u>Shar.</u>	P1,P2}	10
P2: Write 20 to A1														
														_ · -
P2: Write 40 to A2						/								-

Write Back

Processor 1 Processor 2 Interconnect Directory Memory

	P1			<i>P</i> 2			Bus				Direc	tory		Memor
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	State	{Procs}	Value
P1: Write 10 to A1							<u>WrMs</u>	P1	A1		<u>A1</u>	<u>Ex</u>	<u>{P1}</u>	
	<u>Excl.</u>	<u>A1</u>	<u>10</u>				<u>DaRp</u>	P1	A1	0				
P1: Read A1	Excl.	A1	10											
P2: Read A1			<u>.</u>	<u>Shar.</u>	<u>A1</u>		<u>RdMs</u>	P2	A1					
	<u>Shar.</u>	A1	10				<u>Ftch</u>	P1	A1	10	<u>A1</u>			<u>10</u>
				Shar.	A1	<u>10</u>	<u>DaRp</u>	P2	A1	10	A1	<u>Shar.</u>	P1,P2}	10
P2: Write 20 to A1				Excl.	A1	<u>20</u>	<u>WrMs</u>	P2	A1					10
	<u>Inv.</u>						Inval.	P1	A1		A1	<u>Excl.</u>	<u>{P2}</u>	10
P2: Write 40 to A2														-

Processor 1 Processor 2 Interconnect Directory Memory

	P1			<i>P</i> 2			Bus				Direc	tory		Memor
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	State	{Procs}	Value
P1: Write 10 to A1							<u>WrMs</u>	P1	A1		<u>A1</u>	<u>Ex</u>	<u>{P1}</u>	
	<u>Excl.</u>	<u>A1</u>	<u>10</u>				<u>DaRp</u>	P1	A1	0				
P1: Read A1	Excl.	A1	10											
P2: Read A1				<u>Shar.</u>	<u>A1</u>		<u>RdMs</u>	P2	A1					
	<u>Shar.</u>	A1	10				<u>Ftch</u>	P1	A1	10	<u>A1</u>			<u>10</u>
				Shar.	A1	<u>10</u>	<u>DaRp</u>	P2	A1	10	A1	<u>Shar.</u>	P1,P2}	10
P2: Write 20 to A1				Excl.	A1	<u>20</u>	<u>WrMs</u>	P2	A1					10
	<u>Inv.</u>						<u>Inval.</u>	P1	A1		A1	<u>Excl.</u>	<u>{P2}</u>	10
P2: Write 40 to A2							<u>WrMs</u>	P2	A2		<u>A2</u>	Excl.	<u>{P2}</u>	0
							<u>WrBk</u>	P2	A1	20	<u>A1</u>	<u>Unca.</u>	ß	<u>20</u>
				Excl.	<u>A2</u>	<u>40</u>	<u>DaRp</u>	P2	A2	0	A2	Excl.	{P2}	0

Implementing a Directory

- We assume operations atomic, but they are not; reality is much harder; must avoid deadlock when run out of buffers in network (see Appendix I) – The devil is in the details
- Optimizations:
 - read miss or write miss in Exclusive: send data directly to requestor from owner vs. 1st to memory and then from memory to requestor

Synchronization

- Why Synchronize? Need to know when it is safe for different processes to use shared data
- Issues for Synchronization:
 - Uninterruptable instruction to fetch and update memory (atomic operation);
 - User level synchronization operation using this primitive;
 - For large scale MPs, synchronization can be a bottleneck; techniques to reduce contention and latency of synchronization

Uninterruptable Instruction to Fetch and Update Memory

- Atomic exchange: interchange a value in a register for a value in memory
 - 0 => synchronization variable is free
 - 1 => synchronization variable is locked and unavailable
 - Set register to 1 & swap
 - New value in register determines success in getting lock
 0 if you succeeded in setting the lock (you were first)
 - 1 if other processor had already claimed access
 - Key is that exchange operation is indivisible
- Test-and-set: tests a value and sets it if the value passes the test
- Fetch-and-increment: it returns the value of a memory location and atomically increments it
 - 0 => synchronization variable is free

Uninterruptable Instruction to Fetch and Update Memory

- Hard to have read & write in 1 instruction: use 2 instead
- Load linked (or load locked) + store conditional
 - Load linked returns the initial value
 - Store conditional returns 1 if it succeeds (no other store to same memory location since preceeding load) and 0 otherwise
- Example doing atomic swap with LL & SC:

try:	mov R3,R4	; mov exchange value
I	R2,0(R1)	; load linked
SC	R3,0(R1)	; store conditional
beqz	R3,try	; branch store fails (R3 = 0)
mov	R4,R2	; put load value in R4
 Evomplo doi	ing fotob 8 inoro	mont with LL & SC:

Example doing fetch & increment with LL & SC:

try:	II R2,0(R1) ; load linked
addi	R2,R2,#1 ; increment (OK if reg-reg)
SC	R2,0(R1) ; store conditional
beqz	R2,try ; branch store fails (R2 = 0)

User Level Synchronization—Operation Using this Primitive

Spin locks: processor continuously tries to acquire, spinning around a loop trying to get the lock

	li	R2,#1	
lockit:	exch	R2,0(R1)	;atomic exchange
	bnez	R2,lockit	;already locked?

- What about MP with cache coherency?
 - Want to spin on cache copy to avoid full memory latency
 - Likely to get cache hits for such variables
- Problem: exchange includes a write, which invalidates all other copies; this generates considerable bus traffic
- Solution: start by simply repeatedly reading the variable; when it changes, then try exchange ("test and test&set"):

try:		li	R2,#1	
lockit:	W	R3,0(R	1)	;load var
	bnez	R3, lock	kit	;not free=>spin
	exch	R2,0(R	(1)	;atomic exchange
	bnez	R2,try	;alread	y locked?

Another MP Issue: Memory Consistency Models

- What is consistency? When must a processor see the new value? e.g., seems that
 - P1: A = 0; A = 1;P2: B = 0; B = 1;P2: B =
 - L1: if (B == 0) ... L2: if (A == 0) ...
- Impossible for both if statements L1 & L2 to be true?
 - What if write invalidate is delayed & processor continues?
- Memory consistency models: what are the rules for such cases?
- Sequential consistency: result of any execution is the same as if the accesses of each processor were kept in order and the accesses among different processors were interleaved => assignments before ifs above

- SC: delay all memory accesses until all invalidates done

Parallel Program: An Example

/*

* Author:	Matrix multiplication kernel Aleksandar Milenkovic, ovic@computer.org			
* Date:	November, 1997			
*				
*				
* Command Line Options				
* -pP: P = number of processors; must be a power of 2.				
	 * -nN: N = number of columns (even integers). 			
* -n ; Pri	nt out command line options.			
* * /				
'	t argc, char*argv[]) {			
/* Defi	ne shared matrix */			
ma = (double **) G_MALLOC(N*sizeof(double *));				
mb = (double **) G_MALLOC(N*sizeof(double *));				
for(i=0; i	for(i=0; i <n; i++)="" td="" {<=""></n;>			
ma[i] =	(double *) G_MALLOC(N*sizeof(double));			
mb[i] =	mb[i] = (double *) G_MALLOC(N*sizeof(double));			
};				
/* Initialize the Index */				

Index = 0;

/* Initialize the barriers and the lock */ LOCKINIT(indexLock) BARINIT(bar_fin)

/* read/initialize data */

/* do matrix multiplication in parallel a=a*b
 */
/* Create the slave processes. */

for (i = 0; i < numProcs-1; i++)
CREATE(SlaveStart)</pre>

•••

}

/* Make the master do slave work so we
 don't waste a processor */
SlaveStart();

Parallel Program: An Example

```
/*===== SlaveStart ========*/
```

/* This is the routine that each processor will be
 executing in parallel */
void SlaveStart() {
 int myIndex, i, j, k, begin, end;
 double tmp;

```
LOCK(indexLock); /* enter the critical section
*/
myIndex = Index; /* read your ID */
++Index; /* increment it, so the next
will operate on ID+1 */
UNLOCK(indexLock); /* leave the critical
section */
```

```
/* Initialize begin and end */
begin = (N/numProcs)*myIndex;
end = (N/numProcs)*(myIndex+1);
```

/* the main body of a thread */
for(i=begin; i<end; i++) {
 for(j=0; j<N; j++) {
 tmp=0.0;
 for(k=0; k<N; k++) {
 tmp = tmp + ma[i][k]*mb[k][j];
 }
 ma[i][j] = tmp;
 }
BARRIER(bar_fin, numProcs);</pre>

}

Synchronization

- Why Synchronize? Need to know when it is safe for different processes to use shared data
- Issues for Synchronization:
 - Uninterruptable instruction to fetch and update memory (atomic operation);
 - User level synchronization operation using this primitive;
 - For large scale MPs, synchronization can be a bottleneck; techniques to reduce contention and latency of synchronization

Uninterruptable Instruction to Fetch and Update Memory

- Atomic exchange: interchange a value in a register for a value in memory
 - 0 => synchronization variable is free
 - 1 => synchronization variable is locked and unavailable
 - Set register to 1 & swap
 - New value in register determines success in getting lock
 0 if you succeeded in setting the lock (you were first)
 - 1 if other processor had already claimed access
 - Key is that exchange operation is indivisible
- Test-and-set: tests a value and sets it if the value passes the test
- Fetch-and-increment: it returns the value of a memory location and atomically increments it
 - 0 => synchronization variable is free

Lock&Unlock: Test&Set

unlock: store location, #0 /* free the lock (write
 0) */

Lock&Unlock: Test and Test&Set

lockit: load R2, location /* read lock varijable */
bnz R2, lockit /* check value */
loadi R2, #1
exch R2, location /* atomic operation */
bnz reg, lockit /* if lock is not acquired,
repeat */

unlock: store location, #0 /* free the lock (write 0) */

Lock&Unlock: Test and Test&Set

unlock: store location, #0 /* store 0 */

Uninterruptable Instruction to Fetch and Update Memory

- Hard to have read & write in 1 instruction: use 2 instead
- Load linked (or load locked) + store conditional
 - Load linked returns the initial value

- Store conditional returns 1 if it succeeds (no other store to same memory location since preceeding load) and 0 otherwise
- Example doing atomic swap with LL & SC:

try:	mov 11 sc	R3,R4 R2,0(R1) R3,0(R1)	; mov exchange value ; load linked ; store conditional (returns 1, if
Ok)	30		
•	beqz mov	R3,try R4,R2	; branch store fails (R3 = 0) ; put load value in R4
Example doing fetch & increment with LL & SC:			
try:	ll addi sc beqz	R2,0(R1) R2,R2,#1 R2,0(R1) R2,try	; load linked ; increment (OK if reg-reg) ; store conditional ; branch store fails (R2 = 0)

User Level Synchronization—Operation Using this Primitive

Spin locks: processor continuously tries to acquire, spinning around a loop trying to get the lock

	li	R2,#1	
lockit:		R2,0(R1)	atomic exchange;
	bnez	R2,lockit	;already locked?

- What about MP with cache coherency?
 - Want to spin on cache copy to avoid full memory latency
 - Likely to get cache hits for such variables
- Problem: exchange includes a write, which invalidates all other copies; this generates considerable bus traffic
- Solution: start by simply repeatedly reading the variable; when it changes, then try exchange ("test and test&set"):

try:	li	R2,#1	
loćkit:	lw	R3,0(R1)	;load var
	bnez	R3,lockit	;not free=>spin
	exch	R2,0(R1)	;atomic exchange
	bnez	R2, try ; alree	

Another MP Issue: Memory Consistency Models

- What is consistency? When must a processor see the new value? e.g., seems that
 - P1: A = 0; A = 1;P2: B = 0; B = 1;P2: B =
- L1: if (B == 0) ...
 L2: if (A == 0) ...
 Impossible for both if statements L1 & L2 to be true?
 - What if write invalidate is delayed & processor continues?
- Memory consistency models: what are the rules for such cases?
- Sequential consistency: result of any execution is the same as if the accesses of each processor were kept in order and the accesses among different processors were interleaved => assignments before ifs above

- SC: delay all memory accesses until all invalidates done

Memory Consistency Model

- Schemes faster execution to sequential consistency
- Not really an issue for most programs; they are synchronized
 - A program is synchronized if all access to shared data are ordered by synchronization operations write (x)

```
...
release (s) {unlock}
...
acquire (s) {lock}
...
read(x)
```

- Only those programs willing to be nondeterministic are not synchronized: "data race": outcome f(proc. speed)
- Several Relaxed Models for Memory Consistency since most programs are synchronized; characterized by their attitude towards: RAR, WAR, RAW, WAW to different addresses