King Fahd University of Petroleum and Minerals College of Computer Sciences and Engineering Department of Computer Engineering

COE 308 – Computer Architecture (T041)

Homework # 03 (due date: Sunday 28/11/2004)

*** Show all your work. No credit will be given if work is not shown! ***

Problem # 1 (30 points): A system has both a virtual memory and a real address data cache, with the following characteristics:

64-bit virtual address
32-bit real address
4 Kbyte pages
4-way set associative TLB with 256 entries in total Direct mapping data cache with 512 blocks in total Each block consists of 8 words

- (i) (20 points) Show the division of bits in the real address (i.e. Cache TAG, SET, and WORD sizes), and in the virtual address (i.e. Page, Line, TLB TAG, TLB INDEX, SET, and WORD sizes).
- (ii) (10 points) How many virtual pages are there in the system? How many real pages are there in the system?

Problem # 2 (30 points): Assume a pipelined processor with 5 stages: Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Instruction Execute (IE), and Operand Store (OS). Consider the following code:

LD	R1, 3	; $R1 \leftarrow 3$
LD	R2, 2	; $R2 \leftarrow 2$
LD	R3, -1	; $R3 \leftarrow -1$
ADD	R2, R2, R3	; $R2 \leftarrow R2 + R3$
SUB	R1, R1, R2	; $R1 \leftarrow R1 - R2$
ΒZ	Skip	; Branch to "Skip" if result is Zero
SUB	R2, R1, R2	; $R2 \leftarrow R1 - R2$
SUB	R2, R2, R3	; $R2 \leftarrow R2 - R3$
BNN	Repeat	; Branch to "Repeat" if result is Not Negative
ADD	R3, R2, R3	; $R3 \leftarrow R2 + R3$
	LD LD ADD SUB BZ SUB SUB SUB BNN ADD	LD R1, 3 LD R2, 2 LD R3, -1 ADD R2, R2, R3 SUB R1, R1, R2 BZ Skip SUB R2, R1, R2 SUB R2, R2, R3 BNN Repeat ADD R3, R2, R3

- (i) (10 points) Calculate the number of cycles to execute the code using a non-pipelined processor assuming that each instruction requires 5 cycles to execute. Show the contents of R1, R2, and R3 during the execution.
- (ii) (15 points) Use the following table to calculate the number of cycles to execute the code using the pipelined processor described above taking into account data dependency. Assume no forwarding hardware. Assume also that when a branch instruction is fetched, the pipeline is stalled until target address is calculated and branch decision is made. Assume delayed branch instruction scheme not being used.
- (iii) (5 points) Calculate the speedup.

OS																						
IE																						
OF																						
ID																						
IF																						