

King Fahd University of Petroleum and Minerals  
College of Computer Sciences and Engineering  
Department of Computer Engineering

**COE 308 – Computer Architecture (T041)**

**Homework # 02 (due date: Sunday 31/10/2004)**

**\*\*\* Show all your work. No credit will be given if work is not shown! \*\*\***

**Problem # 1 (10 points):** Consider a computer system that has a cache consisting of 64 blocks. The MM contains 512K blocks, each consisting of 16 words. Answer the following assuming (i) fully associative cache, (ii) direct cache, then (iii) set associative with sixteen-block sets:

1. How many bits are needed for the MM address?
2. How many bits are needed for each of the TAG, SET, and WORD fields?

**Solution:**

MM size = 512K × 16 = 2<sup>23</sup>

**(i) Fully Associative:**

- |  |  |
|--|--|
| 1. # MM address bits = $\lceil \log_2 \text{MM size} \rceil = \lceil \log_2 2^{23} \rceil = 23$ bits |  |
| 2. # WORDs per block = 16 words  | $\Rightarrow$ # WORD field bits = $\lceil \log_2 16 \rceil = 4$ bits     |
| # SETs = 1   | $\Rightarrow$ # SET field bits = $\lceil \log_2 1 \rceil = 0$ bits       |
| # TAGs = # MM blocks / # SETs = 512K / 1 = 512K = 2 <sup>19</sup>                                    | $\Rightarrow$ # TAG field bits = $\lceil \log_2 2^{19} \rceil = 19$ bits |

**(ii) Direct:**

- |  |  |
|--|--|
| 1. # MM address bits = $\lceil \log_2 \text{MM size} \rceil = \lceil \log_2 2^{23} \rceil = 23$ bits |  |
| 2. # WORDs per block = 16 words  | $\Rightarrow$ # WORD field bits = $\lceil \log_2 16 \rceil = 4$ bits     |
| # SETs = 64  | $\Rightarrow$ # SET field bits = $\lceil \log_2 64 \rceil = 6$ bits      |
| # TAGs = # MM blocks / # SETs = 512K / 64 = 8K = 2 <sup>13</sup>                                     | $\Rightarrow$ # TAG field bits = $\lceil \log_2 2^{13} \rceil = 13$ bits |

**(i) Set Associative:** sixteen-block sets  $\Rightarrow$  16-way set associative

- |  |  |
|--|--|
| 1. # MM address bits = $\lceil \log_2 \text{MM size} \rceil = \lceil \log_2 2^{23} \rceil = 23$ bits |  |
| 2. # WORDs per block = 16 words  | $\Rightarrow$ # WORD field bits = $\lceil \log_2 16 \rceil = 4$ bits     |
| # SETs = 64 / 16 = 4   | $\Rightarrow$ # SET field bits = $\lceil \log_2 4 \rceil = 2$ bits       |
| # TAGs = # MM blocks / # SETs = 512K / 4 = 128K = 2 <sup>17</sup>                                    | $\Rightarrow$ # TAG field bits = $\lceil \log_2 2^{17} \rceil = 17$ bits |

**Problem # 2 (5 points):** Solve problem 3.5 from the textbook.

**Solution:**

- Cache consists of 256 blocks of 16 bytes each
- Each cache block will have an associated TAG field
- The processor will generate a total of 2<sup>32</sup> possible addresses
- The number of possible blocks generated by the processor is 2<sup>32</sup> / 16 = 2<sup>28</sup>
- The # bits associated with the TAG, SET, and WORD fields are as follows:
 

○ # WORDs per block	= 16 words	$\Rightarrow$ # WORD field bits = $\lceil \log_2 16 \rceil$	= 4 bits
○ # SETs	= 256	$\Rightarrow$ # SET field bits = $\lceil \log_2 256 \rceil$	= 8 bits
○ # TAGs	= 2 <sup>28</sup> / 256 = 2 <sup>20</sup>	$\Rightarrow$ # TAG field bits = $\lceil \log_2 2^{20} \rceil$	= 20 bits

Address	TAG	SET	WORD	Hit/Miss	Comment
000 53272105	53272	10	5	Miss	
000 53502120	53502	12	0	Miss	
000 53271130	53271	13	0	Miss	
000 53272106	53272	10	6	Hit	Same SET & TAG as 1 <sup>st</sup> reference
000 53502124	53502	12	4	Hit	Same SET & TAG as 2 <sup>nd</sup> reference
000 53261130	53261	13	0	Miss	Same SET as 3 <sup>rd</sup> reference but different TAG
000 53272104	53272	10	4	Hit	Same SET & TAG as 1 <sup>st</sup> reference

**Total # of misses generated = 4**

**Problem # 3 (10 points):** Solve problem 3.14 from the textbook.

**Solution:**

Address	Tag	Hit/Miss	C <sub>0</sub>	C <sub>1</sub>	C <sub>2</sub>	C <sub>3</sub>	Subsequent actions
		Initialization	0	0	0	0	
2		Miss	0	1	1	1	Block 0 filled
6		Miss	1	0	2	2	Block 1 filled
9		Miss	2	1	0	3	Block 2 filled
7		Miss	3	2	1	0	Block 3 filled
2		Hit	0	3	2	1	Block 0 accessed
3		Miss	1	0	3	2	Block 1 replaced
2		Hit	0	1	3	2	Block 0 accessed
9		Hit	1	2	0	3	Block 2 accessed
6		Miss	2	3	1	0	Block 3 replaced
2		Hit	0	3	2	1	Block 0 accessed
7		Miss	1	0	3	2	Block 1 replaced
4		Miss	2	1	0	3	Block 2 replaced

**Problem # 4 (10 points):** Solve problem 3.15 from the textbook.

**Solution:**

F = Fill, A = Access, R = Replace

<b>TAG</b>	<b>2</b>	<b>6</b>	<b>9</b>	<b>7</b>	<b>2</b>
<b>Block</b>	<b>0</b>	<b>1</b>	<b>2</b>	<b>3</b>	<b>0</b>
<b>Comment</b>	<b>F</b>	<b>F</b>	<b>F</b>	<b>F</b>	<b>A</b>
<b>LRU Blk</b>			<b>3</b>	<b>0</b>	<b>1</b>
<b>TAG</b>	<b>3</b>	<b>2</b>	<b>9</b>	<b>6</b>	<b>2</b>
<b>Block</b>	<b>1</b>	<b>0</b>	<b>2</b>	<b>3</b>	<b>0</b>
<b>Comment</b>	<b>R</b>	<b>A</b>	<b>A</b>	<b>R</b>	<b>A</b>
<b>LRU Blk</b>	<b>2</b>	<b>2</b>	<b>3</b>	<b>1</b>	<b>1</b>
<b>TAG</b>	<b>7</b>	<b>4</b>			
<b>Block</b>	<b>1</b>	<b>2</b>			
<b>Comment</b>	<b>R</b>	<b>R</b>			
<b>LRU Blk</b>	<b>2</b>	<b>3</b>			

**Problem # 5 (20 points):** Consider a  $4 \times 8$  array of numbers, A. Assume that each number in the array occupies one word in MM and that the array elements are stored **column-major** in MM starting from location 1008 to location 1039. The cache consists of 8 blocks each consisting of just two words. The cache is initially empty. Assume also that whenever needed, LRU replacement policy is used. Analyze the cache for the following segment of a program:

```
sum = 0;
For i = 0 to 1
    For j = 0 to 7
        sum = sum + A(i, j)
    EndFor
EndFor
```

Fill out the following assuming (i) direct mapping, then (ii) fully associative mapping. Also, calculate the hit ratio, the number of block replacements, and the percentage of cache utilization in each case.

**Solution:**

(i) **Direct Mapping** – locations 1008 & 1009 map to cache block number 0 (i.e. MM will be divided into blocks of 2 with 1008 & 1009 having block # 504 that maps to block  $(504 \bmod 8) =$  block 0 in cache)

Request	Cache Hit/Miss	MM Address	Cache Block number	Cache Content									
				B0	B1	B2	B3	B4	B5	B6	B7		
A(0, 0)	Miss	1008	0	00	10								
A(0, 1)	Miss	1012	2	00	10		01	11					
A(0, 2)	Miss	1016	4	00	10		01	11		02	12		
A(0, 3)	Miss	1020	6	00	10		01	11		02	12		03 13
A(0, 4)	Miss	1024	0	04	14		01	11		02	12		03 13
A(0, 5)	Miss	1028	2	04	14		05	15		02	12		03 13
A(0, 6)	Miss	1032	4	04	14		05	15		06	16		03 13
A(0, 7)	Miss	1036	6	04	14		05	15		06	16		07 17
A(1, 0)	Miss	1009	0	00	10		05	15		06	16		07 17
A(1, 1)	Miss	1013	2	00	10		01	11		06	16		07 17
A(1, 2)	Miss	1017	4	00	10		01	11		02	12		07 17
A(1, 3)	Miss	1021	6	00	10		01	11		02	12		03 13
A(1, 4)	Miss	1025	0	04	14		01	11		02	12		03 13
A(1, 5)	Miss	1029	2	04	14		05	15		02	12		03 13
A(1, 6)	Miss	1033	4	04	14		05	15		06	16		03 13
A(1, 7)	Miss	1037	6	04	14		05	15		06	16		07 17

**Hit ratio** =  $0 / 16 = 0$ , **# block replacements** = 12 (shaded areas in the table), **Cache utilization%** =  $4 / 8 = 50\%$

(ii) **Fully Associative Mapping**

Request	Cache Hit/Miss	MM Addr.	Cache Block number	Cache Content															
				B0	B1	B2	B3	B4	B5	B6	B7								
A(0, 0)	Miss	1008	0	00	10														
A(0, 1)	Miss	1012	1	00	10	01	11												
A(0, 2)	Miss	1016	2	00	10	01	11	02	12										
A(0, 3)	Miss	1020	3	00	10	01	11	02	12	03	13								
A(0, 4)	Miss	1024	4	00	10	01	11	02	12	03	13	04	14						
A(0, 5)	Miss	1028	5	00	10	01	11	02	12	03	13	04	14	05	15				
A(0, 6)	Miss	1032	6	00	10	01	11	02	12	03	13	04	14	05	15	06	16		
A(0, 7)	Miss	1036	7	00	10	01	11	02	12	03	13	04	14	05	15	06	16	07	17
A(1, 0)	Hit	1009	0	00	10	01	11	02	12	03	13	04	14	05	15	06	16	07	17
A(1, 1)	Hit	1013	1	00	10	01	11	02	12	03	13	04	14	05	15	06	16	07	17
A(1, 2)	Hit	1017	2	00	10	01	11	02	12	03	13	04	14	05	15	06	16	07	17
A(1, 3)	Hit	1021	3	00	10	01	11	02	12	03	13	04	14	05	15	06	16	07	17
A(1, 4)	Hit	1025	4	00	10	01	11	02	12	03	13	04	14	05	15	06	16	07	17
A(1, 5)	Hit	1029	5	00	10	01	11	02	12	03	13	04	14	05	15	06	16	07	17
A(1, 6)	Hit	1033	6	00	10	01	11	02	12	03	13	04	14	05	15	06	16	07	17
A(1, 7)	Hit	1037	7	00	10	01	11	02	12	03	13	04	14	05	15	06	16	07	17

**Hit ratio** =  $8 / 16 = 0.5$ , **# block replacements** = 0, **Cache utilization%** =  $8 / 8 = 100\%$